期刊文献+

CPU卡虚拟原型验证平台设计

DESIGNING VIRTUAL PROTOTYPE VERIFICATION PLATFORM FOR CPU CARD
下载PDF
导出
摘要 针对CPU卡设计规模小以及设计时间和成本有限等特点,选择合适的片上总线互联结构,设计一套虚拟原型验证平台。介绍虚拟原型验证平台的原理,着重分析采用AHB-lite片上总线结构能够极大地减小CPU卡设计的复杂度。运用搭建的CPU卡虚拟原型验证平台,对CPU卡的架构和自主设计的IP模块进行测试,并在实际的物理原型验证平台上对整个架构进行测试。测试结果表明设计的虚拟原型验证平台可以切实地减少设计的时间和成本。 In light of the small scale,limited time and expenses of CPU card design,by selecting a proper bus interconnection structure on chip we design a set of virtual prototype verification platform. The principle of virtual prototype verification platform is introduced in the paper,the highlight is put on analysing the use of chip bus structure of AHB-lite which can dramatically reduce the complexity of CPU card design. The constructed virtual prototype verification platform of CPU card is employed to test the architecture of CPU card and the selfdesigned IP modules,and the whole architecture is tested on practical physical prototype verification platform as well. Test results indicate that the designed virtual prototype verification platform can substantially reduce the design time and expense.
出处 《计算机应用与软件》 CSCD 北大核心 2014年第5期319-322,333,共5页 Computer Applications and Software
基金 交通运输部科技项目(2011-364-813060)
关键词 片上总线 CPU卡 虚拟原型平台 系统架构 功能验证 Chip bus CPU card Virtual prototype platform System architecture Function verification
  • 相关文献

参考文献4

  • 1张征.接触/非接触式CPU卡的研制[D].上海,复旦大学,2000:5-20.
  • 2马秦生,曹阳,杨珺,张宁.事务级AHB总线模型研究[J].计算机应用研究,2009,26(9):3246-3248. 被引量:2
  • 3刘松.通用SOC虚拟原型验证平台研究与设计[D].山东,山东大学,2011:4-6.
  • 4白亮.非接触CPU卡的设计与验证[D].上海,复旦大学,2008:3-5.

二级参考文献8

  • 1LIAO S Y. Towards a new standard for system-level design [ C ]//Proc of the Sth International Workshop on Hardware/Software Co-design. New York:ACM Press, 2000: 2-6.
  • 2CHUNG M K, NA S K, KYUNG C M. System-level performance analysis of embedded system using behavioral C/C + + model [ C ]// Proc of IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test. Hsinchu.. ERSO/ITRI, 2005 : 188-191.
  • 3CORNET J, MARANINCHI F, MAILLET-CONTOZ L. A method for the efficient development of timed and untimed transaction-level models of systems-on-chip [ C ]//Proc of International Conference on Design, Automation and Test in Europe. New York: ACM Press, 2008:9-14.
  • 4MARANINCHI F, MOY M, CORNET J, et al. SystemC/TLM semantics for heterogeneous system-on-chip validation[ C ]//Proc of International Conference on Circuits and Systems and TAISA. 2008: 281 - 284.
  • 5PASRICHA S, DUTT N, BEN-ROMDHANE M. Using TLM for exploring bus-based SoC communication architectures application-specific systems[ C]//Proc of the 16th IEEE International Conference. 2005 : 79 - 85.
  • 6KLINGAUF W, GADKE H, GUINZEL R. Train: a virtual transaction layer architecture for TLM-based HW/SW codesign of synthesizable MPSoC[ C]//Proc of Design, Automation and Test in Europe. Leuven: European Design and Automation Association, 2006:1318- 1323.
  • 7PASRICHA S.- Transaction level modeling of SoC using SystemC 2.0 [ C ]//Proc of Synopsys User Group Conference' 02. Bangalore : Kluwer Academic Publishers, 2002 : 11 - 15.
  • 8石柯.基于SystemC的嵌入式系统软硬件协同设计[J].计算机应用研究,2002,19(6):117-119. 被引量:5

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部