2Bushnell M L and Agrawal V D. Essentials of electronic testing for digital, memory, and mixed-Signal VLSI Circuits [M]. USA: Kluwer Academic Publishers, 2000: 13-14.
3Banerjee S, Chowdhury D R, Bhattacharya, B B. An efficient scan tree design for compact test pattern set [J]. Proceedings of the 19th International Conference on VLSIDesign,2006 : 3-7.
4Shuyan Jiang, Yongle Xie, Dajin Yu. Experiment and Simulation of Transistor Level Fault Model of IDDT Test [D]. Chendu: Chendu School of Automation Engineering University of Science and Technology of Chendu. 2009.
