7Per Karlstrom,Andreas Ehliar,Dake Liu.High Performance,Low Latency FPGA based Floating Point Adder and Multiplier Units in a Virtex 4[J].IEEE Transactions on VLSI Systems,2006,(12).
8[3]Charles Farnum.Compiler Support for Floating-Point Computation[J].Software Practices and Experience,1988,7 (18):9 -21.
9[6]A.Kunimatsu et.Al.Vector Unit Architecture for Emotion Synthesis[J].IEEE Micro,2000,20(2):40-47.
10Prof. W. Kahan. IEEE Standard 754 for Binary Floating--Point Arithmetic Lecture Notes on the Status of IEEE 754 [S]. 1997.
