期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

二维Mesh结构的片上网络中利用全局信息的路由算法 被引量：4

A Novel Routing Algorithm for 2D Mesh Network-on-Chip Leveraging Global Information
下载PDF
导出
摘要 针对目前片上网络自适应路由算法中存在的不足,对二维mesh结构进行分析和推导,提出一种基于全局信息的片上网络路由算法.首先计算路由关键区域各个节点的权重并将其存储在中央控制器中,然后由中央控制器计算各个节点的路由表,最后定时更新各个路由器节点的路由表.采用实际benchmark测试,并与传统的维序路由算法、贪心自适应算法相比的结果表明,该算法分别能平均减少32%,18%的延迟. To improve the performance of routing algorithms of network-on-chip,leveraging more global information of network status is natural and necessary.However,from which region to obtain global information and how nodes in the region weight are not fully considered in current adaptive routing algorithms.This paper firstly analyzes the properties of 2D mesh topology and then proposes a novel routing algorithmleveraging global information.This algorithm calculates the weight of each node in critical area and stores in the central control module,then figures out the routing table and updates the routing table of each router in regular time.The experimental results of SPLASH-2 traces show there are 32％ and 18％ reduction of average packet latency in comparison with the traditional dimension order routing,and local greedy routing algorithm respectively.
作者 陆超 陈云霁 刘少礼
机构地区 中国科学院计算技术研究所计算机体系结构国家重点实验室 中国科学院大学 龙芯中科技术有限公司
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2014年第6期1007-1014,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 中国科学院先导计划(XDA06010403) 国家"核高基"科技重大专项课题(2009ZX01028-002-003 2009ZX01029-001-003) 国家自然科学基金(61221062 61100163 61133004 61173001 61232009 61222204) 国家"八六三"高技术研究发展计划(2012AA012202)
关键词 片上网络 路由算法 自适应路由 全局信息 network-on-chip routing algorithm adaptive routing global information
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献16

  • 1Duato J. A necessary and sufficient condition for deadlock- free routing in cut-through and store-and-forward networks [J]. IEEE Transactions on Parallel and Distributed Systems, 1996, 7(8): 841-854.
  • 2Woo S C, Ohara M, Torrie E, et al. The SPLASH-2 programs: characterization and methodological considerations [C] //Proceedings of the 22nd Annual International Symposium on Computer Architecture. New York: ACM Press, 1995:24-36.
  • 3Dunigan T H. Communication performance of the Intel Touchstone Delta mesh [R]. Oak Ridge: Oak Ridge National Laboratory, 1992.
  • 4Gratz P, Grot B, Keekler S. Regional congestion awareness for load balance in networks-on-chip[C] //Proceedings of the 14th IEEE International Symposium on High Performance Computer Architecture. Los Alamitos: IEEE Computer Society Press, 2008:203-214.
  • 5宋威,Doug Edwards.异步片上网络研究综述[J].计算机辅助设计与图形学学报,2012,24(6):699-709. 被引量：3
  • 6Jerger N E, Peh L S. On-chip networks [M]. San Francisco: Morgan and Claypool Publishers, 2009.
  • 7Sankaralingam K, Nagarajan R, Gratz P, et al. Distributed microarehitectural protocols in the TRIPS prototype processor [C] //Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarehitecture. Washington D C, IEEE Computer Society Press, 2006:480-491.
  • 8Kakoulli E, Soteriou V, Theocharides T. Intelligent hotspot prediction for network-on-chip-based multicore systems [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 31(3): 418-431.
  • 9Dally W J, Towles B. Route packets, not wires: on-chip interconnection networks [C] //Proceedings of the 38th Annual Design Automation Conference. New York: ACM Press, 2001:684-689.
  • 10Ma S, Jerger N, Wang Z Y. DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip [C] //Proceedings of the 38th Annual International Symposium on Computer Architecture. New York.. ACM Press, 2011:413-424.

二级参考文献58

  • 1Vangal S R, Howard J, Ruhl G, etal. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS [J]. IEEE Journal of Solid-State Circuits, 2008, 43(1): 29-41.
  • 2Clermidy F, Bernard C, Lemaire R, et al. A 477mW NoC-based digital baseband for MIMO 4G SDR [C] // Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers. Piscataway: IEEE Computer Society Press, 2010:278-279.
  • 3Sparso J, Furber S. Principles of asynchronous circuit design: a systems perspective [M]. London: Kluwer Academic Publishers, 2001.
  • 4Krstie M, Grass E, Gtirkaynak F K, et al. Globally asynchronous, locally synchronous circuits: overview and outlook [J]. IEEE Design & Test of Computers, 2007, 24 (5), 430-441.
  • 5Blaauw D, Chopra K, Srivastava A, et al. Statistical timing analysis: from basic principles to state of the art[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(4): 589-607.
  • 6Beigne E, Clermidy F, Lhermet H, et al. An asynchronous power aware and adaptive NoC laased circuit[J]. IEEE Journal of Solid-State Circuits, 2009, 44(4) : 1167-1177.
  • 7International Technology Roadmap for Semiconductors. Chapter design [OL]. [2011 10-10]. http://www, itrs. net/ Link/2009ITRS/Home2009. htm.
  • 8Martin A J. The limitations to delay-insensitivity in asynchronous circuits [C] //Proceedings of the 6th MIT Conference on Advanced Research in VLSI. Cambridge: The MIT Press, 1990:263-278.
  • 9Stevens K S, Golani P, Beerel P A. Energy and performance models for synchronous and asynchronous communication [M]. IEEE Transactions on Very Large Scale Integration Systems, 2011, 19(3): 369-382.
  • 10Cortadella J, Kishinevsky M, Kondratyev A, etal. Petrify: a tool for manipulating concurrent specifications and synthesis ofasynchronous controllers [J]. IEICE Transactions Information and Systems, 1997, E80-D(3): 315-325.

共引文献2

同被引文献30

  • 1Xu T C, Liljeberg P, Tenhunen H. A greedy heuristic approximation scheduling algorithm for 3D muhicore processors [ C ]//Proc of Euro- Par Parallel Processing Workshops. Berlin : Springer, 2012 : 281- 291.
  • 2Dehyadegari M, Daneshtalab M, Ebrahimi M, et al. An adaptive fuzzy logic-based routing algorithm for networks-on-chip [ C ]//Proc of NASA/ESA Conference on Adaptive Hardware and Systems. [ S. 1. ] : IEEE Press, 2011 : 208-214.
  • 3Zhang Zhen, Greiner A, Taktak S. A reconfignrable routing algorithm for a fault-tolerant 2D-mesh network-on-chip [ C ]//Proc of the 45th ACM/IEEE Design Automation Conference. [ S. 1. ] : IEEE Press, 2008 : 441-446.
  • 4Valinataj M, Mohammadi S, Plosila J, et al. A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on- chip [J]. International Journal of Electronics and Communica- tions, 2011, 65(7): 630-640.
  • 5Fick D, Deario A, Chen G, et al. A highly resilient routing algo- rithm for fault-tolerant NoCs [ C ]//Proc of Conference on Design, Au- tomation and Test in Europe. [S. 1. ] : IEEE Press, 2009: 21-26.
  • 6Kinsy M A, Cho M H, Shim K S, et al. Optimal and heuristic appli- cation-aware oblivious routing [ J ]. IEEE Trans on Computers, 2013, 62(1) : 59-73.
  • 7Li Ming, Zeng Qing'an, Jone W B. DyXY: a proximity congestion- aware deadlock-free dynamic routing method for network on chip [ C]//Proe of the 43rd Annual Design Automation Conference. New York: ACM Press, 2012: 849-852.
  • 8Sibai F N. A two-dimensional low-liameter scalable on-chipnetwork for interconnecting thousands of cores[J]. IEEE Transactionson Parallel and Distributes Systems, 2011, 23(2): 193-201.
  • 9Puthal M K, Singh V, Guar M S, et al. C-routing: an adaptivehierarchical NoC routing methodology[C] //Proceedings of the19th IEEE/IFIP International Conference on VLSI and System-on-Chip. Los Alamitos: IEEE Computer Society Press,2011: 392-397.
  • 10M Li, Zeng Q A, Jone W B. DyXY - a proximity congestionawaredeadlock-free dynamic routing method for network onchip[C] //Proceedings of the 43rd ACM/IEEE Design AutomationConference. Los Alamitos: IEEE Computer Society Press,2006: 849-852.

引证文献4

二级引证文献7

计算机辅助设计与图形学学报
2014年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部