2Chang, H, Cooke L, Hunt M. Surviving the SOC Revolution. Netherlands: Kluwer Academic Publishers, 1999
3Pyoun C, Lin C, Kim H. The efficient bus arbitration scheme in SOC environment // Proceedings of International Workshop on System-on-Chip for Real-Time Applications. Banff, Canada : IEEE Computer Society, 2003 : 311-315
4Lahiri K, Raghunathan A, Lakshiminarayan G. LOTIERYBUS: A new high-performance communication architecture for system-on-chip designs // Proceedings of Design Automation Conference. Las Vegas, USA : ACM, 2001 : 15-20
5Chen C, Lee G, Huang J. A real-time and bandwid guaranteed arbitration algorithm for SoC bus communication //Proceedings of Asia and South Pacific Design Automation Conference. San Francisco, USA: ACM, 2006:600-605
6Poletti F, Bertozzi D, Benini F. Performance analysis of arbitration policies for SoC communication architectures. Journal of Design Automation for Embedded Systems, 2003, 8(2) : 189-210
7Lahiri K, Raghunathan A, Dey S. Traffic performance characterization of system-on-chip communication architectures // Proceedings of International Conference on VLSI Design. Bangalore, India: IEEE Computer Society, 2001 : 29-35
8Muller D, Preparata F. Bounds to complexities of networks for sorting and for switching. Journal of ACM, 1975, 22 (2) : 195-201
9Kumar S, Jantsch A, Millberg M, et al. A Network on Chip Architecture and Design Metbodology[C]//Proc. of ISVLSI'02. Pittsburgh, Pennsylvania, USA: IEEE Press, 2002: 105-112.
10Radulescu A, Dielissen J, Pestana S G. et al. An Efficient on-Chip NI Offering Guaranteed Services, Shared-memory Abstraction, and Flexible Network Configuration[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2005, 24(1): 4-17.
