2Shah D, Iyer S, Prabhakar B, McKeown N. Maintaining statistics counters in router line cards. IEEE Micro, 2002,22(1):76-81.
3Iyer S, Kompella RR, McKeown N. Techniques for fast packet buffers. http://www.comsoc.org/tcgn/conference/gbn2001/iyer-presentation.pdf
4Sailesh K, Venkatesh R, Philip J, Shukla S. Implementing parallel packet buffering: Part 1. 2002. http://www.commsdesign.com/story/OEG20020422S0006
5Alexander T, Kedem G. Distributed prefetch-buffer/cache design for high performance memory systems. In. Proc. of the 2nd Int'l Symp. on High-Performance Computer Architecture. Piscataway: IEEE Press, 1996.254-263.
6Rixner S, Dally WJ, Kapasi UJ, Mattson P, Owens JD. Memory access scheduling. In: Proc. of the 27th Annual Int'l Symp. on Computer Architecture. IEEE/ACM Press, 2000. 128-138.
7Broder A, Mitzenmacher M. Using multiple hash functions to improve IP lookups. In: Proc. of the IEEE INFOCOM 2001. IEEE Press, 2001. 1454-1463.
8Joo Y, McKeown N. Doubling memory bandwidth for network buffers. In: Proc. of the IEEE Infocom. Vol.2, IEEE Press, 1998.808-815.
9Sailesh K, Venkatesh R, Philip J, Shukla S. Implementing parallel packet buffering: Part 2. 2002. http://www.commsdesign.com/story/OEG20020429S00068
10Iyer S, Kompella RR, McKeown N. Analysis of a memory architecture for fast packet buffers. In: IEEE High Performance Switching and Routing. 2001. 368-373.
