期刊文献+

支持跨步访问的嵌入式存储系统 被引量:1

A novel embedded memory system for stride accesses
下载PDF
导出
摘要 提出了一种新型多素数嵌入式存储系统,能够显著改善系统跨步访问的性能。提高跨步访存的带宽,对于改善系统的整体性能有着重要的意义。但是,在嵌入式系统中,受片外结构的尺寸限制,直接应用经典的素数存储系统理论无法显著改善跨步访存性能。为此,该新型系统以素数存储系统理论为基础,引入主存访问调度策略并结合嵌入式系统的实际结构特征,构造了一种两层结构的多素数存储系统,可以用较少数量的存储模块实现,而且从逻辑地址到物理地址的映像计算简单,能够以相对较小的硬件代价实现对嵌入式存储系统跨步访问的有效支持。理论分析和实验结果均证实了该系统的正确性和有效性。 A novel multi-prime embedded memory system is proposed,based on the theory of prime memory system and memory access scheduling.The system can significantly improve the performance of stride memory access at low hardware cost.Theoretical analysis and the experimental results prove the correctness and effectiveness of the system.
出处 《计算机工程与科学》 CSCD 北大核心 2014年第2期211-215,共5页 Computer Engineering & Science
基金 国家863计划资助项目(2013AA010105)
关键词 嵌入式系统 跨步访问 存储系统 主存调度访问策略 embedded system stride accesses memory system memory access scheduling
  • 相关文献

参考文献1

二级参考文献11

  • 1D Burger,J R Goodman,A Kagi.Memory Bandwidth Limitations of Future Microprocessors[C].In:Proc 23rd Ann Int'l Symp Computer Architecture,Assoc of Computing Machinery, New York, 1996:79-90.
  • 2A Saulsbury,F Pong,A Nowatzyk.Missing the memory wall:The ease for processor/memory integration[C].In:Proceedings of the 23rd Annual International Symposium on Computer Architecture ,Philadelphia, PA, 1996-05:90-101.
  • 3Pattern,David et al.A Case For Intelligent RAM[J].IEEE MICRO, 1997-03-04 : 34-44.
  • 4Vinodh Cuppu ,Bruce Jacob,Brian Davis et al.A Performance Com- parison of Contemporary DRAM Architectures[C].In :Proceedings of the 27th International Symposium on Computer Architecture,1999.
  • 5Scott Rixner,William J Dally,Ujval J Kapasi et al.Memory access scheduling[C].In :Proceedings of the 27th International Symposium on Computer Architecture, 2000.
  • 6W Lin,S Reinhardt,D Burger.Reducing DRAM Latencies with an Integrated Memory Hierarchy Reducing DRAM Latencies with an Integrated Memory Hierarchy Design[C].In:Proc 7th Int symposium on High-Performance Computer Architecture,2001-01.
  • 7ARM.AMBA Specification Rev2.0.http://www.arm.com/armtech/ AM- BA_Spec?OpenDocument.
  • 8Lineley Gwennap.Alpha 21364 to ease memory bottleneck[R].Micro- processor Report, 1998 ; 12(14) : 12-15.
  • 9Micron.SDRAM 4 M x 8 x 4 banks.Part No.MT48LC32M4A2.Data Sheet.http ://download .micron.com/pdf/datasheets/dram/128MSDRA- M_E.pdf.
  • 10David Kroft.Lockup-free instruction fetch/prefetch cache organization[C].In:Proceedings of the 8th Annum Symposium on Computer Architecture, 1981 : 81-87.

同被引文献13

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部