期刊文献+

A novel DTSCR with a variation lateral base doping structure to improve turn-on speed for ESD protection 被引量:1

A novel DTSCR with a variation lateral base doping structure to improve turn-on speed for ESD protection
原文传递
导出
摘要 The turn-on speed of electrostatic discharge (ESD) protection devices is very important for the protection of the ultrathin gate oxide. A double trigger silicon controlled rectifier device (DTSCR) can be used effectively for ESD protection because it can turn on relatively quickly. The turn-on process of the DTSCR is first studied, and a formula for calculating the turn-on time of the DTSCR is derived. It is found that the turn-on time of the DTSCR is determined mainly by the base transit time of the parasitic p-n-p and n-p-n transistors. Using the variation lateral base doping (VLBD) structure can reduce the base transit time, and a novel DTSCR device with a VLBD structure (VLBD_DTSCR) is proposed for ESD protection applications. The static-state and turn-on characteristics of the VLBD DTSCR device are simulated. The simulation results show that the VLBD structure can introduce a built-in electric field in the base region of the parasitic n-p-n and p--n-p bipolar transistors to accelerate the transport of free-carriers through the base region. In the same process and layout area, the turn-on time of the VLBD DTSCR device is at least 27% less than that of the DTSCR device with the traditional uniform base doping under the same value of the trigger current. The turn-on speed of electrostatic discharge (ESD) protection devices is very important for the protection of the ultrathin gate oxide. A double trigger silicon controlled rectifier device (DTSCR) can be used effectively for ESD protection because it can turn on relatively quickly. The turn-on process of the DTSCR is first studied, and a formula for calculating the turn-on time of the DTSCR is derived. It is found that the turn-on time of the DTSCR is determined mainly by the base transit time of the parasitic p-n-p and n-p-n transistors. Using the variation lateral base doping (VLBD) structure can reduce the base transit time, and a novel DTSCR device with a VLBD structure (VLBD_DTSCR) is proposed for ESD protection applications. The static-state and turn-on characteristics of the VLBD DTSCR device are simulated. The simulation results show that the VLBD structure can introduce a built-in electric field in the base region of the parasitic n-p-n and p--n-p bipolar transistors to accelerate the transport of free-carriers through the base region. In the same process and layout area, the turn-on time of the VLBD DTSCR device is at least 27% less than that of the DTSCR device with the traditional uniform base doping under the same value of the trigger current.
出处 《Journal of Semiconductors》 EI CAS CSCD 2014年第6期67-75,共9页 半导体学报(英文版)
基金 Project supported by the Chinese Universities Scientific Fund(No.ZYGX2011J030)
关键词 electrostatic discharge (ESD) double triggered silicon controlled rectifier (DTSCR) variation lateralbase doping (VLBD) built-in electric field turn-on speed electrostatic discharge (ESD) double triggered silicon controlled rectifier (DTSCR) variation lateralbase doping (VLBD) built-in electric field turn-on speed
  • 相关文献

参考文献24

  • 1Ker M D, Hsu K C. Overview of on-chip electrostatic dischargeprotection design with SCR-based devices in CMOS integratedcircuits. IEEE Trans Device Mater Rel, 2005, 5(2): 235.
  • 2Wu J, Juliano P, Rosenbaum E. Breakdown and latent damageof ultra-thin gate oxides under ESD stress conditions. ProcEOS/ESD Symp, Anaheim, CA, 2000: 287.
  • 3ESD Association. ESD Association Standard Test Method forElectrostatic Discharge Sensitivity Testing: Charged DeviceModel-Component Level, ESD STM 5.3.1, 1999.
  • 4Ker M D, Hsu K C. Substrate-triggered SCR device for on-chipESD protection in fully silicided sub-0.25-m CMOS process.IEEE Trans Electron Devices, 2003, 50(2): 397.
  • 5Mergens M P J, Russ C C, Verhaege K G, et al. Speed optimizeddiode-triggered SCR (DTSCR) for RF ESD protection of ultrasensitiveIC nodes in advanced technologies. IEEE Trans DeviceMater Reliab, 2005, 5(3): 532.
  • 6Russ C, Mergens M P J, Armer J, et al. GGSCR: GGNMOS triggeredsilicon controlled rectifiers for ESD protection in deep submicronCMOS processes. Proc EOS/ESD Symp, 2001: 22.
  • 7Mergens M P J, Russ C C, Verhage K G, et al. High holding currentSCRs (HHI-SCR) for ESD protection and latch-up immuneIC operation. Proc EOS/ESD Symp, 2002: 10.
  • 8Ker M D, Hsu K C. Latchup-free ESD protection design withcomplementary substrate-triggered SCR devices. IEEE J Solid-State Circuits, 2003, 38(8): 1380.
  • 9Lin C Y, Chu L W, Ker M D, et al. ESD protection structure withinductor-triggered SCR for RF applications in 65-nm CMOS process.Proc IRPS Symp, 2012: EL.3.1.
  • 10Ker M D, Hsu K C. SCR devices with double-triggered techniquefor on-chip ESD protection in sub-quarter-micron silicidedCMOS processes. IEEE Trans Device Mater Reliab, 2003, 3(3):58.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部