期刊文献+

一种高吞吐低延时NoC容错路由算法

A High-Throughput and Low-Latency Tolerant Routing Algorithm for NoC
下载PDF
导出
摘要 为了提高片上网络(Network-on-Chip,NoC)系统的可靠性及故障情况下的网络性能,基于转弯模型(Turn Model)的思想对现有的XY路由算法进行了改进,提出了一种容错路径短,且在故障情况下具有信息均衡能力的无虚通道容错路由算法(TXY路由算法)。OPNET仿真结果表明,该算法与同类算法相比具有较好的吞吐及时延性能。 To improve reliability and network performance under fault conditions for the Network-on-Chip (Network-on-Chip, NoC) system, the idea based on Turn Model makes improvement of the current XY routing algorithm and puts forward a no virtual channel fault-tolerant routing algorithm (T-XY Routing Algorithm). The algorithm has the short fault-tolerant path and the ability to balance the information. The OPNET simulation results show that this algorithm has better performance of throughput and latency compared with the similar algorithms.
出处 《安徽工业大学学报(自然科学版)》 CAS 2014年第2期195-198,共4页 Journal of Anhui University of Technology(Natural Science)
基金 国家自然科学基金项目(61106037) 安徽高校自然科学重点项目(KJ2013A040) 安徽省质量工程项目(2012jyxm589)
关键词 片上网络 容错路由 2D mesh network-on-chip fault-tolerant routing 2D mesh
  • 相关文献

参考文献7

  • 1Seyrafi M, Asad A, Zonouz A E, et al. A new low cost fault tolerant solution for mesh based NoCs[C]//2010 International Conference on Electronics and Information Engineering. Piscataway:IEEE, 2010:207-213.
  • 2林世俊,苏厉,金德鹏,曾烈光.虚通道数和时钟比率对片上网络的影响[J].清华大学学报(自然科学版),2009(1):86-89. 被引量:1
  • 3Duan X M, Sun X M. Fault-tolerant routing in A PRDT(2,1)-based NoC[C]//2010 2nd International Conference on Computer Engineering and Technology. Piscataway:IEEE, 2010 : 506-510.
  • 4Zhang Z, Greiner A, Taktak S. A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip [C]//45th ACM/IEEE Design Automation Conference. Piscataway:IEEE, 2008:441-446.
  • 5姚磊,蔡觉平,李赞,张海林,王韶力.基于内建自测技术的Mesh结构NoC无虚通道容错路由算法[J].电子学报,2012,40(5):983-989. 被引量:7
  • 6Cai J P, Huang G, Wang S, et al. OPNEC-sim:an efficient simulation tool for network-on-chip communication and energy performance analysis [J]//International Conference on Solid-State and Integrated Circuit Technology 2010.Piscataway: IEEE, 2010:1892-1894.
  • 7Yusuke F, Masaru F. A fault-tolerant routing algorithm for network on chip without virtual channels[C]//2009 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. Piscataway: IEEE, 2009:313-321.

二级参考文献20

  • 1王颀,单智阳,朱云涛,邵丙铣.串扰约束下超深亚微米顶层互连线性能的优化设计[J].电子学报,2006,34(2):214-219. 被引量:4
  • 2王宏伟,陆俊林,佟冬,程旭.层次化片上网络结构的簇生成算法[J].电子学报,2007,35(5):916-920. 被引量:4
  • 3Pande P P, Grecu C, Ivanov A, et al. Design, synthesis, and test of networks on chips [J]. Design & Test of Computers, 2005, 22(5): 404-413.
  • 4Ivanov A, De Micheli G. The network-onVchip paradigm in practice and research [J]. Design & Test of Computers, 2005, 22(5): 399-403.
  • 5Saleh R. An approach that will NoC your SoCs off [J]. Design & Test of Computers, 2005, 22(5) : 488.
  • 6Gupta R. On-chip networks [J]. Design & Test of Computers, 2005, 22(5): 393.
  • 7Hu J, Marculescu R. Energy and performance aware mapping for regular noc architectures [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4) : 551 - 562.
  • 8Pande P P, Grecu C, Jones M, et al. Performance evaluation and design trade-offs for networkon-chip interconnect architectures [J]. IEEE Transactions on Computers, 2005, 54(8) : 1025 - 1040.
  • 9Rostislav D, Vishnyakov V, Friedman E, et al. An asynchronous router for multiple service levels networks on chip [C]//Asynchronous Circuits and Systems. New York, USA: IEEE Press, 2005: 44-53.
  • 10Najibi M, Saleh K, Naderi M, et al. Prototyping globally asynchronous locally synchronous circuits on commercial synchronous FPGAs [C]//Rapid System Prototyping. Montreal, Canada: IEEE Press, 2005:63 - 69.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部