期刊文献+

基于比特重排的减少机顶盒芯片DDR接口SSN的方法

A Bit-Rearrangement Based Method to Reduce SSN of DDR Interface in STB Chip Design
下载PDF
导出
摘要 封装电感引起的SSN(Simultaneous Switching Noise,同步开关噪音)效应阻碍低成本QFP(Quad Flat Package,四方型扁平式封装)封装的机顶盒芯片的DDR SDRAM(Double Data Rate Static Random Access Memory,双速率静态随机访问存储器,DDR)接口的传输频率.本文利用视频数据的相关性,及DDR颗粒的数据比特可以任意交换的特点,提出对DDR接口数据进行数据比特重排的方法来降低SSN效应.视频解码器使用到的数据在二维空间上高度相关.在DDR接口版图设计时将高比特位的数据与低比特位的数据在空间上交错放置,可使得DDR接口的电流分布更加平衡,减少通过封装寄生电感的平均电流,最终减少SSN.本文提出的方法成功用于台积电55rm工艺高清机顶盒芯片的设计.QFP封装的样片的DDR接口传输速率达到1066Mbps. The SSN ( Simultaneous Switching Noise) caused by parasitic inductance of low cost QFP ( Quad Flat Package) package limits the DDR (Double Date Rate) interface data Iransfer rate of STB ( Set Top Box) chip. This paper discusses the video data interdependency and DDR bus bit interchangeability, and proposes a bit-rearrangement method to reduce SSN of DDR inter- face. The video data used in STB chip has strong correlation in two space dimensions.Logic bits of DDR bus are physically inter- laced according to specific algorithm during layout design phase, which makes spatial distribution of DDR output drive current more balanced. The balanced distribution decreases average current running through each pair of power/ground pin and reduces SSN ac- cordingly. This method is applied in a HDTV (High Definition TeleVision) chip on TSMC(Taiwan Semiconductor Manufacturing Company) 55nm process. The DDR data transfer rate of the test chip in QFP package attains 1066Mbps.
出处 《电子学报》 EI CAS CSCD 北大核心 2014年第3期583-586,共4页 Acta Electronica Sinica
基金 国家自然科学基金(No.61072081 No.61271338) 国家科技重大专项(No.2009ZX01033-001-007)
关键词 DDR SDRAM(双速率静态随机访问存储器) SSN(同步开关噪音) QFP(四方型扁平式封装) 比特重排 DDR SDRAM (Double Data Rate Static Random Access Memory) SSN (Simultaneous Switching Noise) QFP (Quad Flat Package) bit rearrangement
  • 相关文献

参考文献7

  • 1JEDEC.DDR3 SDRAM Standard JESD79-3F[EB/OL].http://www.jedec.org/sites/default/files/docs/JESD79-3F.pdf,2012-06-01.
  • 2高尚通,杨克武.新型微电子封装技术[J].电子与封装,2004,4(1):10-15. 被引量:22
  • 3JOU S J,KUO S H,CHIU J T,et al.Low switching noise and load-adaptive output buffer design techniques[J].Solid-State Circuits,IEEE Journal of,2001,36(8):1239-1249.
  • 4KOH W.Memory device packaging—from leadframe packages to wafer level packages[A].Proceeding of the Sixth IEEE CPMT Conference[C].Shanghai,China:IEEE,2004.21-24.
  • 5TAKAHASHI N,SUMINAGA S,KAGAWA K,et al.Design practices and issues in controlling simultaneous switching noise[A].Proceedings of the 7th Electronic Packaging Technology Conference[C].Singapore:IEEE,2005.6-10.
  • 6STAN M R,BURLESON W P.Bus-invert coding for low-power I/O[J].Very Large Scale Integration (VLSI) Systems,IEEE Transactions on,1995,3(1):49-58.
  • 7HSU J,YANG S,GUO W D,et al.High-speed parallel interface implementation with low-cost system solution by using signal integrity factorial design[A].Proceedings of the 60th Electronic Components and Technology Conference[C].Nevada:IEEE,2010.1900-1905.

二级参考文献1

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部