期刊文献+

改进的一阶1 bit Sigma-Delta调制器研究 被引量:2

Study on improved one-order Sigma-Delta modulator with single bit
下载PDF
导出
摘要 为了改善量化噪声,提出了一种新的一阶1 bit Sigma-Delta调制器结构。通过对标准的一阶1 bit SigmaDelta调制器进行研究,指出了其量化噪声是非加性的,并且把输入和输出之差作为Sigma-Delta调制器的输入,进一步实现了输入信号的调制。理论推导得出新结构对正弦信号调制的信噪比比传统结构高6 dB,MATLAB Simulink仿真结果显示新结构带内噪声功率减小,为高性能的Sigma-Delta调制器提出了一种新的设计方法。 This paper proposed a new one-order 1 bit Sigma-Delta modulator( NSDM) in order to improve the feature of quantization noise. It pointed out that the feature of quantization noise was not additive through analysing the feature of quantization noise,and put the difference of input and output as the input of SDM to further modulate the input signal. Theoretically,it derive that NSDM has higher SNR than SDM about 6 dB for modulating the sinusoidal signal. The simulation results show that the new structure noise power is reduction. It provides a new design method for SDM with high performance.
出处 《计算机应用研究》 CSCD 北大核心 2014年第7期1956-1958,共3页 Application Research of Computers
基金 安徽大学青年科学研究基金资助项目(KJQN1011) 安徽省高校优秀青年人才基金资助项目(2012SQRL013ZD) 安徽省高校优秀青年人才基金资助项目(2012SQRL013ZD) 国家自然科学基金资助项目(61076086) 国家科技重大专项基金资助项目(2009ZX01031-001-004) 安徽大学研究生创新基金资助项目(10117700465)
关键词 SIGMA-DELTA调制器 噪声整形 过采样 信噪比 Sigma-Delta modulator noise shaping over sampling SNR
  • 相关文献

参考文献15

  • 1INOSE H, YASUDA Y, MURAKAM! J. A telemetering system by code modulation-A-z modulation [ J ]. IRE Trans on Space Elec- tronics and Telemetry, 1962, 8 (3) : 204-209.
  • 2LU Zhao-chun, PENG Xiao-hong, WU Wu-chen, et al. Design of 16 bit digital filter used in Delta-Sigma A/D converter[ C ]//Proc of the 2nd International Conference on Computer Engineering and Technolo- gy. 2010:485-487.
  • 3REISS J D. Design of audio parametric equalizer filters directly in the digital domain[ J]. IEEE Trans on Audio, Speech and Language Processing, 2011, 19(6) :1843-1848.
  • 4YAMAMOTO K, CARUSONE A C. A 1-1- 1-1 MASH Delta-Sigma modulator with dynamic comparator-based OTAs[ J]. IEEE Journal of Solid-State Circuits, 2012, 47(8) : 1866-1883.
  • 5CHEN H L, LI Y T, CHIANG J S. A low power Sigma-Delta modu- lator for dual-mode wide-band receiver[J]. Analog Integrated Cir- cuits and Signal Processing, 2012,71 (2) : 179-185.
  • 6CLEMENS M, ZIERHOFER. Adaptive Sigma-Delta modulation with one-bit quantization[ J]. IEEE Yrans on Circuits and Systems- ff : Analog and Digital Signa Processing, 2000,47 ( 5 ) : 408- 415.
  • 7MIHALOV J, STOPJAKOVA V. Implementation of Sigma-Delta ana- log to digital converter in FPGA [ C]//Proe of International Confe- rence on Applied Electronics. 2011 : 1-4.
  • 8YANG Y, LU L, CHEN J, et aL Inverter-based second-order Sigma- Delta modulator for smart sensors[J]. Electronics Letters, 2013,49 (7) :469-471.
  • 9EBRAHIMI M M, HELAOUI M, GHANNOUCHI F M. Improving coding efficiency by compromising linearity in Delta-Sigma based transmitters[ C]//Proc of Radio and Wireless Symposium. 2012:411 - 414.
  • 10ATHAR S, SIDDIQI M A, MASUD S. Design and FPGA implemen- tation of a 2nd order adaptive Delta Sigma modulator with one bit quantization [ C ]//Proc of International Conference on Field Program- mable Logic and Applications. 2010: 388-393.

二级参考文献6

  • 1Francesconi F, Liberali V Lubaszewski. Design of High-Performance Band-Pass Sigma-Delta Modulator with Concurrent Error Detection [C]// Proceedings of the Third IEEE International Conference on. USA: IEEE, 1996, 2: 1202-1205.
  • 2S R Norsworthy, R Schreicr, G C Temes. Delta-Sigma Data Converters, Theory, Design and Simulations [M]. Piscataway, NJ, USA: IEEE Press, 1997.
  • 3Chandra N, Roberts G W. Top-down Analog Design Methodology using Matlab and Simulink [C]// IEEE ISCAS 2001. USA: IEEE, 2001, 5: 319-322.
  • 4S Brigati, F Francesconi, D Tonietto. Modeling Sigma-Delta Modulator Non-Idealities In Simulink [C]// IEEE Circuits and Systems Ⅱ, 1999. USA: IEEE, 1999.
  • 5Medeiro F Perez-Verdu. Modeling Op-Amp-lnduced Harmonic Distortion for Switched-Capacitor Sigma-delta Modulator Design [C]//IEEE ISCAS, 1994. USA: IEEE, 1994.
  • 6Erik schuler, Daniel Scain Frenzena. Evaluating Sigma-delta Modulated Signal to Develop Fault-Tolerant Circuits [C]// IEEE European Test Symposium, 2006. USA: IEEE, 2006: 137-144.

共引文献2

同被引文献17

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部