期刊文献+

考虑到纵向掺杂分布影响的SOI功率器件完全耐压模型

Full Breakdown Model of SOI Power Component Impacted by Vertical Doping Profile
下载PDF
导出
摘要 首先将任意纵向掺杂的漂移区等效为均匀掺杂的漂移区,然后基于二维泊松方程获得了SOI功率器件在全耗尽和不全耗尽情况下表面电场和击穿电压的完整解析表达式。借助此模型对漂移区纵向均匀掺杂、高斯掺杂、线性掺杂和二阶掺杂SOI二极管的表面场势分布和击穿电压进行了研究,解析结果和仿真结果吻合较好,验证了模型的准确性。最后在满足最优表面电场和完全耗尽条件下,得到器件优化的广义RESURF判据。 Accordingo to the concept of effective concentration,the arbitrary vertical doped drift region is equivalent to a uniform doped drift region.Then,using 2D Poisson equation,the complete analytical expressions for the surface field distributions and breakdown voltages are derived for the SOI power device in the scenarios of completely and partially depleting.Based on the model the surface field distributions and the breakdown voltages of SOI diode in the drift region are studied with longitudinal uniform,Gaussian,linear,and two-step dopings profiles.Simulation results are in agreement with analytical results match well,thus proving the correct of the proposed model.Finally,under the condition of optimal surface electric field and depleting completely,the general RESURF criterion is yielded for the optimization of the arbitrary drift doping profiles.
出处 《南京邮电大学学报(自然科学版)》 北大核心 2014年第3期85-89,共5页 Journal of Nanjing University of Posts and Telecommunications:Natural Science Edition
基金 国家自然科学基金(61076073) 教育部博士点基金(20133223110003) 江苏省普通高校研究生科研创新计划(CXZZ11_0382)资助项目
关键词 绝缘体上硅 功率器件 击穿电压 模型 SOI power component breakdown voltage model
  • 相关文献

参考文献12

  • 1APPELS J A, VAES H M J. High voltage thin layer devices ( RE- SURF devices) [ C]//IEDM Tech Dig. 1979:238 -241.
  • 2HUANG Y S,BALIGA B J. Extension of resurf Principle to dielec- trieally isolated Power devices [ C ]//Proceeding of IEEE ISPSD. 1991:27 - 30.
  • 3MERCHANT S, ARNOLD E, BAUMGART H, et al. Realization of high breakdown vohage ( > 700V ) in thin sol devices [ C ]//Proc IEEE ISPSD. Piscataway : IEEE, 1991 : 31 - 35.
  • 4CHUNG S K, HAN S Y. Analytical model for the surface field distri- bution of SOl RESURF devices [ J]. IEEE Transactions on Electron Devices, 1998,45 (6) : 1374 - 1376.
  • 5LI W H, LUO J S. A novel analytical physical model for thin film SO1 RESURF structure based on 2-D Poisson equation [ C]//Proc IEEE ISPSD. 1998:724 - 727.
  • 6POPESCU A,UDREA F, MILNE W. A numerical study of the RE- SURF effect in bulk and SOl powder devices [ C]//Proc IEEE CAS. 1997,1 : 127 - 130.
  • 7孟坚,高珊,陈军宁,柯导明,孙伟锋,时龙兴,徐超.用阱作高阻漂移区的LDMOS导通电阻的解析模型[J].Journal of Semiconductors,2005,26(10):1983-1988. 被引量:4
  • 8SUN W F,SHI L X. Analytical Models for the Surface Potential and Electrical Field Distribution of Bulk-Silicon RESURF Devices [ J ]. Solid-State Electronics ,2004,48:799 - 805.
  • 9CHUNG S K. An analytical model for breakdown voltage of surface implanted SOl RESURF LDMOS [J]. IEEE Transactions on Elec- tron Devices, 2000,47 ( 5 ) : 1006 - 1009.
  • 10SHEU G, LIN Y H. Comparison of high voltage (200-300 volts) lateral power MOSFETs for power integrated circuits [ J]. ECS Transactions on Design and Device Engineering,2010,27 (1) :103 - 108.

二级参考文献19

  • 1孙智林,孙伟锋,易扬波,陆生礼.高可靠性P-LDMOS研究[J].Journal of Semiconductors,2004,25(12):1690-1694. 被引量:6
  • 2孟坚,高珊,陈军宁,柯导明,孙伟锋,时龙兴,徐超.用阱作高阻漂移区的LDMOS导通电阻的解析模型[J].Journal of Semiconductors,2005,26(10):1983-1988. 被引量:4
  • 3APPLES J A,VAES H M L,VERHOEVEN J. High voltage thin layer devices ( RESURF devices ) [ C ]//Proc of IEEE IEDM. Piscataway : IEEE, 1979:238 - 241.
  • 4ERLBACHER T, BAUER A J, FREY L. Reduced on resistance in LDMOS devices by integrating trench gates into plana technology [ J ]. IEEE Electron Device Letters, 2010,31 ( 5 ) :464 - 466.
  • 5CHUNG S K, HANS Y. Analytical model for the surface field distribution of SOI RESURF devices[ J ]. IEEE Transactions on Electron Devices, 1998,45 (6) : 1374 - 1376.
  • 6HE Jin, ZHANG Xing. Quasi-2-D analytical model for the surface field distribution and optimization of RESURF LDMOS transistor [ J]. Microelectronics Journal ,2001,32:655 - 663.
  • 7WU Jie, FANG Jian, ZHANG Bo, et al. A novel double RESURF LDMOS with multiple rings in non-uniform drift region[ C ] //Proc of IEEE ICSICT. Piscataway : IEEE ,2004:349 - 352.
  • 8SHEU Gene, LIN Yinghuang, TSENG Wenchin, et al. Comparison of high vohage(200 - 300vohs) lateral power MOSFETs for power integraed circuits[J]. ECS transactions on Design and Device Engineering,2010,27( 1 ) :103 - 108.
  • 9Yoo S J,Kim S H,Choi Y I,et al.Numerical analysis of SOI LDMOS using a recessed source and a trench drain.Microelectronics Journal,2000,31:963.
  • 10McShane E,Shenai K.The Design,characterization,and modeling of RF LDMOSFETs on silicon-on-insulator material.IEEE Trans Electron Devices,2002,49(4):643.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部