期刊文献+

基于地址加扰的嵌入式系统安全防护研究 被引量:2

Embedded system security study on address scrambling
下载PDF
导出
摘要 为了保护嵌入式地址总线及存储器的安全,本文研究了嵌入式系统存储器数据加密技术,提出了一种地址加扰方法。通过混乱地址映射,能有效防止攻击者构建已知明文攻击模型。将比特置换网络应用于地址加扰,从而实现地址加扰的实时性。对嵌入式系统的初始化做了相应改进,保障了系统引导时的安全性。硬件实现及仿真测试结果证明,与其他嵌入式系统安全防护设计相比,本文设计的加扰系统资源占用少、使用灵活,提高了嵌入式系统的安全性和可靠性。 To protect the security of address bus and storages in embedded system, an address scrambling method based on memory encryption of embedded system was proposed, which could prevent system from "known plaintext attack" by address mixmapping. Considering the characters of address transmission,Benes network was used to scramble the address carrying out none time-lapse of address scrambling. In addition, to ensure on running system's security, some changes of initialization were made. Compared with other security design for embedded system, the results proved that address scrambling method proposed in the paper achieved the unity of security and reliability.
出处 《电子技术应用》 北大核心 2014年第7期17-20,共4页 Application of Electronic Technique
基金 基于特征加密的抗压缩编码语音加密技术研究(61302107)
关键词 片上总线 嵌入式系统 地址加扰 安全存储 On-Chip bus embedded system address scrambling storage safety
  • 相关文献

参考文献7

  • 1LIE D,THEKKATH C, HOROWITZ M.Implementing an untrusted operating system on trusted hardware[C].In:SOSP'03 : Proceedings of the Nineteenth ACM Symposium on Operating Systems Principles, 2003 : 178-192.
  • 2ELBAZ R, CHAMPAGNE D,LEE R B ,et al,Tec-tree: A low cost and parallelizable tree for efficient defense against memory replay attacks[C].In:CHES'07: Workshop on Cryptographic Hardware and Embedded Systems,2007:289- 302.
  • 3VASLIN R.Hardware core for off-chip memory security management in embedded system[D].Leuven:Katholieke Universiteit Leuven, 2008.
  • 4DURAHIM A O, SAVAS E, SUNAR B, et al.Transparent code authentication at the processor level[J].Comput Digital Techo , IET, 2009,3(4) : 354-372.
  • 5陈驰,冯登国,徐震.信息安全产品安全保证量化评估方法研究[J].电子学报,2007,35(10):1886-1891. 被引量:5
  • 6Zhong Jiling.Upper bound analysis and routing in optical benes networks[D].Atlanla,GA, Georgia State University, 2005.
  • 7赵鹏,王大伟,李思昆.面向SoC任务分配的应用程序存储需求量分析方法[J].电子学报,2010,38(3):541-545. 被引量:6

二级参考文献23

  • 1Zhu H. Computation of the Minimum Data Storage for Multidimensional Signal Processing Systems[D]. Chicago: University of Illinois, 2007.
  • 2Balasa F. Background Memory Allocation for Multi-dimensional Signal Processing[D ]. Leuven, Belgium: Katholieke Universiteit, 1995.
  • 3IMEC Research Center. Introduction to the ATOMIUM Tool Suite for Memory Centric Code Optimization [ EB/OL ]. http://www. imec. be/design/atomium, 2000 - 01 - 01/2007 - 01 - 01.
  • 4Hu Q. Hierarchical Memory Size Estimation for Loop Transformation and Data Memory Platform Optimization[ D ]. Trondheim, Norway:Norwegian University of Science and Technology,2007.
  • 5Balasa F, et al. Computation of storage requirements for multidimensional signal processing applications[ J]. IEEE Trans on Very Large Scale Integration Systems,2007,15(4 ) :447 - 460.
  • 6Gajski DD, et al. Specification and design of embedded hardware/software systems[ J]. IEEE, Design & Test of Computers, 1995,12(1) :53 - 67.
  • 7Stanford University. Homepage of Stanford University Intermediate Format Group[ EB/OL ]. http://suif. stanford. edu, 2005 - 09 - 01/2009 - 10 - 25.
  • 8Tjiang S W. Automatic Generation of Data-flow Analyzers: a Tool for Building Optimizers[ D]. Stanford: Stanford University, 1993.
  • 9Wilde D K. A library for doing polyhedral operations[ J]. International Journal of Parallel, Emergent and Distributed Systems, 2000.15(3) : 137 - 166.
  • 10Lengauer C. Loop parakkelization in the polytope model[ A]. Proceedings of the 4th International Conference on Concurrecy Theory [ C]. Hildesheim, Germany: Spfinger-Verlag Press, 1993.398 - 416.

共引文献9

同被引文献11

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部