期刊文献+

数字仿真器中时间校验方法的改进

The Improvement for the Method of Timing Verification in Digital Simulation Systems
下载PDF
导出
摘要 针对事件驱动仿真器检测时间延迟的困难 ,提出用时间校验网络来检测时间延迟 .论述时间校验的几种方法及在时间校验中的几个问题 . This paper aims at difficulty in time testing delat in the event driven simulator, puts forward generation of timing tests delay by timing verification network, discusses some methods and some problems in timing verification.
作者 王昕
机构地区 台州师专物理系
出处 《山西师范大学学报(自然科学版)》 2001年第1期35-40,共6页 Journal of Shanxi Normal University(Natural Science Edition)
  • 相关文献

参考文献6

  • 1Jouppi N P. Timing Analysis and Performance Improvement of MOS VLSI Designs[J]. Trans IEEECAD-6.1987:65-650.
  • 2McGeer P C, Brayton R K. Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network[J]. 26th DAC, 1989: 7- 567.
  • 3Vellandi B, Lightner M. Parallelism Extraction and Program Restructuring of VHDL for Parallel Semulation[J]. EDAC 92, 1992:7-81.
  • 4Wallace D E, Sequin C H. An Abstract Timing Verifier[J]. DAC 25, 1995:9-154.
  • 5Wong K E, Franklin M A, Chamberlain R D, Shing B L. Statistics on Logic Simulation[J]. DAC 23, 1996:13-19.
  • 6Fazakerly W B, Smith R P. Advanced Modeling Techmiques for Logic Simulation[J]. VLSI Systems Design. Semicustom Design Guide, 1988.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部