路由器并行交换体系结构的研究被引量：1

The Research of Structure of Router's Parallel Switch System

下载PDF

导出

摘要介绍高速路由器 IP报文的处理流程和各处理单元的处理要求 ;对各处理单元采用的体系结构进行了详细分析和讨论 ;最后给出高速路由器报文输入。

作者王海涛田畅郑少仁

机构地区解放军理工大学通信工程学院

出处《数据通信》 2001年第3期4-7,共4页

关键词并行交换通信网路由器体系结构

参考文献9

1Charny A. Providing QoS guarantees in input-buffered Crossbar Switches with Speedup. PhD. Dissertation, MIT,Camhridge,MA, 1998
2Chuang S,Goel A,McKeown N,Prabhakar B. Matching output queueing with a combined input/output queued switch. IEEE J.Sel. Areas in Communications ,June 1999,17 (6): 1030～1039
3Iliadis I,Denzel W E. Performance of packet switches with input and output queueing. in Proc. ICC ‘90,Atlanta,GA,Apr. 1990
4Karol M,Hluchyj M,Morgan S. Input versus output queueing on a space-divi-sion switch. IEEE Transactions on Communications,Dec. 1987,35:1347～1356
5Krishna P,Patel N S,et al. On the Speedup Required for Work Consering Crossbar Switches. IEEE Journal of Selected Areas in Communications, June 1999,17 (6)
6McKeown N, Anantharam V, Walrand J. Achieving 100% Throughput in an Input-Queued Switch. Proceedings of IEEE Infocom' 96, San Francisco, March 1996,1: 296 ～ 302
7McKeown N. Scheduling algorithms for input-queued cell switch. Phd thesis, university of California at Berkeley, 1995
8Partridge C. Designing and Building Gigabit and Terabit Internet Routers. Networld+Interop99,May 1999
9Prabhakar B,McKeown N. On the speedup required for combined input and output queued switching. Automatica, December 1999,35:1909～1920

数据通信

2001年第3期

内容加载中请稍等...