摘要
文章首先介绍了浮点加法器中可能存在的三个进位传递问题,然后论述了这三个进位传递问题合并实现的可行性,最后给出了一种合并设计的方法,并应用于LS RISC微处理器芯片中,缩短了运算路径及芯片的面积,提高了芯片的性能。
In this paper, we first introduce the three carry propagation in the floating point adder, then discuss the feasibility to combine these three to one. At last, we present a scheme of how to combine these carry propagation and implement it in LS RISC Microprocessor. It is obvious that it can shorten the critical path of FALU, minish the area of the chip, and increase the chip's performance.
出处
《微电子学与计算机》
CSCD
北大核心
2001年第3期33-36,共4页
Microelectronics & Computer
关键词
浮点加法器
微处理器
芯片
合并处理
进位传递
Floating-point adder, Microprocessor, Chip, Critical path, Combination