期刊文献+

热载流子诱生MOSFET/SOI界面陷阱的正向栅控二极管技术表征 被引量:2

Hot Carrier-Induced Interface Traps in N-Channel MOSFET/SOI Characterized by a Forward Gated Diode Technique
下载PDF
导出
摘要 本文完成了热载流子诱生MOSFET/SOI界面陷阱正向栅控二极管技术表征的实验研究 .正向栅控二极管技术简单、准确 ,可以直接测得热载流子诱生的平均界面陷阱密度 ,从而表征器件的抗热载流子特性 .实验结果表明 :通过体接触方式测得的MOSFET/SOI栅控二极管R G电流峰可以直接给出诱生的界面陷阱密度 .抽取出来的热载流子诱生界面陷阱密度与累积应力时间呈幂指数关系 ,指数因子约为 0 This paper describes the characterization of the hot carrier induced interface traps by a forward gated diode measurement in an N channel MOSFET/SOI.The experimental results achieved by this method show that the R G current peak can directly give stress induced average interface trap density so to characterize the device′s hot carrier degradation behavior and evaluate the quality of SOI wafer.As expected,a power law of Δ N it ~t 0 787 between the stress induced interface trap density and accumulated stressed time has been obtained.
出处 《电子学报》 EI CAS CSCD 北大核心 2002年第2期252-254,共3页 Acta Electronica Sinica
关键词 热载流子 应力效应 界面陷阱 正向栅控二级管 MOSFET/SOI hot carrier effect interface traps R G current gated diode MOSFET/SOI
  • 相关文献

同被引文献9

  • 1ARORA N.用于VLSI模拟的小尺寸MOS器件模型理论与实践[M].张兴,李映雪,译.北京:科学出版社,1999:19-20.
  • 2ZHANG E X, FLEETWOOD D M, DUAN G X. Charge pumping measurements of radiation-induced interface-trap density in floating-body SOI FinFETs [J]. IEEE Trans Nucl Sci, 2012, 59 (6). 3062-3068.
  • 3GROESENEKEN G, MAES H E, BELTRAN N. A reliable approach to charge-pumping measurements in MOS transistors [J]. IEEE Trans Elec Dev, 1984, 31 (1) : 42-53.
  • 4NEUGROSCHEL A, SAH C T, HAN K M, et al. Direct-current measurement of oxide and interface traps on oxidized silicon [J]. IEEE Trans Elee Dev, 1995, 42(9): 1657-1662.
  • 5CAI J, SAH C T. Monitoring interface traps by DCIV method[J]. IEEE Elec Dev Lett, 1999, 20(1): 60- 63.
  • 6SAH C T. DCIV diagnosis for submicron MOS transistor design, process, reliability andmanufacturing [C] // Proceed 6th Int Conf Sol Sta g Integr Cite Technot. Shanghai, China. 2001(1): 1- 15.
  • 7LAWRENCE R K, IOANNOU D E, JENKINS W C, et al. Gated-diode characterization of the back-channel interface on irradiated SOI wafers [J]. IEEE Trans Nucl Sci, 2001, 48(6): 2140-2145.
  • 8ZHAO X J, IOANNOU D E. "Gated-diode" in SOI MOSFETs: a sensitive tool for characterizing the buried Si-SiO2 interface [J]. IEEE Trans Elec Dev, 2001, 48(4). 685-687.
  • 9NICOLLIAN E H, BREWS J R. MOS physics and technology [M]. New York. John Wiley, 1982: 127- 164.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部