期刊文献+

SOI数模混合集成电路的串扰特性分析 被引量:1

Analysis of Cross-Talk Effect in SOI Analog-Digital Mixed Integrated Circuits
下载PDF
导出
摘要 采用二维 TMA Medici模拟软件对 SOI结构的串扰特性进行了分析 .模拟发现随着频率的增加 ,SOI的埋氧化物对串扰噪声几乎不起隔离作用 ,同时 ,连接 SOI结构的背衬底可以在很大程度上减小串扰的影响 .还对减少串扰的沟槽隔离工艺、保护环及差分结构的有效性进行了比较分析 ,对一些外部寄生参数对串扰的影响也进行了研究 .并给出了 SOI结构厚膜和薄膜结构体掺杂浓度对噪声耦合的影响 ,所得到的结果对设计低噪声耦合的 with two dimensional (2D) TMA medici simulator,the systematic analysis of cross talk behavior is presented for SOI analog digital mixed integrated circuits.It is found that the buried oxide nearly becomes transparent with the increase of frequency and the noise coupling can be decreased to a large extent by contacting the substrate to the ground.At the same time,the efficiency of different strategies for reducing cross talk such as trench isolation,capacitive guard ring and differential structure is studied.Besides,the effect of some extrinsic parameters on the cross talk behavior is also given.The results can serve as a guideline for designing low noise coupling SOI analog digital mixed IC's.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2002年第2期203-207,共5页 半导体学报(英文版)
基金 国家自然科学基金资助项目 (No.69910 161992 )~~
关键词 串扰特性 SOI 数模混合集成电路 cross talk SOI analog digital mixed IC's
  • 相关文献

参考文献2

二级参考文献5

共引文献6

同被引文献22

  • 1Mitra S, Rutenbar R A,Carley L R,et al. A Methodology for Rapid Estimation of Substrate - coupled Switching Noise[J]. in Proc. IEEE Custom Integrated Circuits Conf. ,1995. 129 - 132.
  • 2Singh R, Sali S. Efficient Real - time Modeling of Substrate Coupling in Large Mixed- signal Spice Designs,Using Analogue HDL[J]. IEE Proc. of Circuits Devices Systems,1998,145:180 - 184.
  • 3Verghese N K,Allstot D J. Computer - aided Design Considerations for Mixed - signal Coupling in RF Integrated Circuits[J]. IEEE Journal of Solid- State Circuits, 1998,33:314 -323.
  • 4曾余庚,刘京生,张雪阳.边界元法与有限元法[M].西安:西安电子科技大学出版社,1991.
  • 5Aragones X, Jose Luis Gonzalez, Antonio Rubio. Analysis and Solution for Switching Noise Coupling in Mixed - Signal ICs[M]. Kluwer Academic Publishers, 1999.
  • 6Albuquerque E F M,Silva M M. A Comparison by Simulation and by the Measurement of the Substrate Noise Generated by CMOS, CSL, and CBL Digital Circuits [J].Computer- aided Design of Integrated Circuits and Systems,IEEE Transactions on, 2005,52:734 - 741.
  • 7Nagata M, Nagai J, Hijikata K, et al. Physical Design Guides for Substrate Noise Reduction in CMOS Digital Circuits[J]. IEEE Journal of Solid - State Circuits, 2001,36:539 - 549.
  • 8Soens C, Van der Plas G, Wambacq P, et al. Simulation Methodology for Analysis of Substrate Noisc Impact on Analog/RF Circuits Including Interconnect Resistance. Design,Automation and Tcst in Europe, 2005. Proceedings,2005. 270 - 275.
  • 9Gharpurey R, Meyer R G. Modeling and Analysis of Substrate Coupling in Integrated Circuits[J]. IEEE Journal of Solid - State Circuits, 1996,31:344 - 352.
  • 10Verghese N K, Allstot D J, Wolfe M A. Verification Techniques for Substrate Coupling and Their Application to Mixed - signal IC Design[J]. IEEE Journal of Solid - State Circuits,1996,31(3):354 - 365.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部