期刊文献+

高效单精度浮点三角函数计算电路结构与实现 被引量:3

An Efficient Single-Precision Floating-Point Trigonometric Function Calculation Circuit Structure and Implementation
下载PDF
导出
摘要 针对基于浮点加法器的CORDIC(Coordinate Rotation Digital Calculation,坐标旋转数字计算)实现单精度浮点型三角函数的角度收敛范围受限、处理速度低、电路开销大、响应延时长等问题,通过将浮点运算转化为定点运算以及对无缩放因子CORDIC算法的优化,提出一种基于查找表技术和双步迭代技术的高计算效率电路设计结构,解决了无缩放因子CORDIC算法计算三角函数需要引入乘法器和迭代次数过高的问题.在Stratix IV(EP4SGX70DF29C2X型FPGA)上实现了满足IEEE-754标准的单精度浮点正弦、余弦的三角函数运算.实验结果表明该电路工作频率可达282MHz,对比已有电路结构,响应延时和电路总面积有效降低,计算精度达到10E-7. There are four questions for single-precision floating point trigonometric functions by CORDIC(Coordinate Rotation Digital Calculation)algorithm based on floating point adder,including the range of angles is not enough,large area,low operating frequency and high output delay.In this paper,a high computation circuit structure based on look up table and two-step iterative technology is proposed through converting floating-point operations into fixed-ponit operations and the optimization of scaling free CORDIC.It solves the problem that the CORDIC algorithm needs to use the multiplier and high numbers of iteration.This circuit is implemented on Altera’s Stratix IV(EP4 SGX70 DF29 C2 XFPGA)and achieves Sin and Cosine in IEEE-754 standard.The synthesis results show the clock frequency can reach 282 MHz.Comparing to existed circuit structure,output delay and area reduced effectively,the calculation accuracy can reach 10 E-7.
作者 李天立 尹韬 魏星 杨海钢 LI Tian-li;YIN Tao;WEI Xing;YANG Hai-gang(Insititute of Electrics,Chinese Academy of Sciences,Beijing 100190,China;University of Chinese Academy of Sciences,Beijing 100049,China)
出处 《微电子学与计算机》 CSCD 北大核心 2018年第12期33-37,共5页 Microelectronics & Computer
基金 国家自然科学基金(61474120 61404140 61704173) 北京市科技重大专项课题(Z171100000117019) 北京工商大学北京市重点实验室开放课题基金(BKBD-2017KF05)
关键词 无缩放因子CORDIC算法 单精度浮点型 三角函数 FPGA scaling free CORDIC single-precision floating point trigonometric function FPGA
  • 相关文献

参考文献2

二级参考文献16

  • 1马士超,王贞松.基于DSP的三角函数快速计算[J].计算机工程,2005,31(22):12-14. 被引量:19
  • 2Volder. The cordic trigonometric computing technique. IRETrans[J]. Electronic Computers, 1959, EC-8(3) : 334-334.
  • 3K Maharatna,A Troya,S Banerjee,E Grass.Virtually scaling-free adaptive CORDIC rotator [J].IEE Proceedings Computers & Digital Techniques,2004,151(6):448-456.
  • 4Anindya S Dhar,Swapna Banerjee.An array architecture for fast computation of discrete hartley transform [J].IEEE Transactions on Circuits and Systems,1991,38(9):1095-1098.
  • 5X Hu,R G Harber,S C Bass.Expanding the range of convergence of the CORDIC algorithm [J].IEEE Transaction on Computers,1991,40(1):13-21.
  • 6K Maharatna,S Banerjee,E Grass,M Krstic,A Troya.Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture [J].IEEE Transaction on Circuits Systems for Video Technology,2005,15(11):1463-1474.
  • 7Francisco J Jaime,Miguel A Sánchez,Javier Hormigo,et al.Enhanced scaling-free CORDIC [J].IEEE Transactions on Circuits and Systems-I:Regular Papers,2010,57(7):1654-1662.
  • 8Supriya Aggarwal,Pramod K Meher,Kavita Khare.Area-time efficient scaling-free CORDIC using generalized micro-rotation selection [J].IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2012,20(8):1542-1546.
  • 9Kotak,Cavallaro J R.Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special purpose processors [J].IEEE Transactions on Computers,1993,42(7):769-777.
  • 10张晓彤,辛茹,王沁,李涵.基于改进混合式CORDIC算法的直接数字频率合成器设计[J].电子学报,2008,36(6):1144-1148. 被引量:17

共引文献24

同被引文献26

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部