期刊文献+

面向PIM异构系统的MTTF感知的可靠性任务调度

MTTF-Aware Reliability Task Scheduling for PIM-based Heterogeneous Computing System
下载PDF
导出
摘要 随着图形计算和数据分析等访存密集型应用的繁荣,内存内计算(PIM)被认为是解决日益严重的"存储墙"最可行的解决方案.这种PIM系统高可靠性(保证系统长时间高性能地正常运行)在大数据时代显得尤为重要.然而,现有的基于异构系统的优化系统老化的任务调度算法,没有考虑PIM+CPU系统的硬件特性,如访存竞争等,如果直接应用在PIM+CPU系统中不能达到较好的优化效果.因此,我们考虑PIM+CPU异构系统的特性,对该系统建立了一个老化可靠性模型,并提出了一个基于MTTF的任务调度算法PIM-MTTF来平衡整个系统的MTTF.实验结果表明,与现有的异构系统调度的研究工作相比,该方法能够将PIM+CPU系统的平均MTTF差异值平均降低9.1%,系统性能平均提升13.1%。 Processing-in-Memory (PIM)has been recognized as the most feasible solution to resolve the everaggravating memory wall especially as the boom of memory-intensive scale-out workloads such as graph computing and data analytics.The high reliability of this PIM system (ensuring that the system operates normally for long periods of high performance)is particularly important in the era of big data.However,existing aging-award task scheduling algorithms for heterogeneous systems do not consider hardware characteristics (memory interference etc.)in PIM+CPU system,if it is directly applied in the PIM +CPU system,a better optimization effect cannot be achieved.Therefore,we built an aging reliability model for PIM +CPU heterogeneous systems and proposed an MTTF-based task scheduling algorithm,PIM-MTTF,to balance the MTTF of the entire system.Experimental results show that,compared to the traditional scheduling algorithm for heterogeneous system,the proposed method is able to reduce MTTF variation over 9.1% on average and improvement of the system performance by 13.1% on average for PIM+CPU system.
作者 庞德松 梁华国 PANG De-song;LIANG Hua-guo(School of Electronic Science & Applied Physics,Hefei University of Technology,Hefei 230009,China)
出处 《微电子学与计算机》 CSCD 北大核心 2018年第12期38-43,共6页 Microelectronics & Computer
基金 国家自然科学基金(61674048)
关键词 异构系统 可靠性 任务调度 内存内计算 heterogeneous system reliability task scheduling PIM
  • 相关文献

参考文献1

二级参考文献20

  • 1Martin S M,Flautner K,Mudge T,et al.Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads.ICCAD,2002:721
  • 2Jejurikar R,Pereira C,Gupta R.Leakage aware dynamic voltage scaling for real-time embedded systems.DAC,2004:275
  • 3Wu D,Al-Hashimi B M,Schmitz M,et al.Power composition profile driven co-synthesis with power management selection for dynamic and leakage energy reduction.DSD,2005:34
  • 4Andrei A,Schmitz M,Eles P,et al.Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems.IEE Proceedings,2005,152 (1):28
  • 5Yan L,Luo J,Jha N K.Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems.IEEE Trans CAD,2005,24 (7):1030
  • 6Liao W P,He L,Lepak K M.Temperature and supply voltage aware performance and power modeling at microarchitecture level.IEEE Trans CAD,2005,24 (7):1042
  • 7ZhangY,Parikh D,Sankaranarayanan K,et al.Hotleakage:a temperature-aware model of subthreshold and gate leakage for architects.Dept Comput Sci,Univ Virginia,Charlottesville,VA,Tech Rep CS-2003-05,Mar 2003
  • 8Chandrakasan A,Bowhill W,Fox F.Design of high-performance microprocessor circuits.IEEE Press,2001
  • 9International technology roadmap for semiconductors.http://public.itrs.net
  • 10BSIM4 home page.http://www-device.eecs.berkeley.edu/~ bsim3/bsim4.html

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部