期刊文献+

基于带分复用和多时钟的3D NoC测试规划路由设计

Routing Design for Test Scheduling of 3D NoC Based Bandwidth Division Multiplexing and Multi-Clock
下载PDF
导出
摘要 为高效解决基于带分复用和多时钟策略下的3D NoC测试规划问题,本文对3D NoC测试规划中的路由进行设计.结合NoC结构特点,设计数据传输格式,采用多播技术的XYZ路由策略,设计了基于该策略的资源冲突等待机制.以国际标准测试集ITC’02中的电路作为仿真对象,在功耗和带宽限制下,采用基于改进粒子群算法的带分复用和多时钟策略的3DNoC测试规划对设计的路由进行验证,证明了路由的正确性和有效性. Routing strategy is designed in this paper to solve the problem of 3D NoC test Scheduling based Bandwidth Division Multiplexing and Multi-Clock efficiently.The format of data packet is designed based on the characteristics of 3D NoC,the XYZ routing strategy with multicast technology is used,and the resource collision waiting mechanism is designed in this paper.We take the circuit in international standard test set ITC'02as the experimental object,under the dual constraint of power consumption and bandwidth,the test scheduling of 3D NoC based improved particle swarm optimization (PSO)algorithm with bandwidth division multiplexing and multi-clock strategy is used to verify the correctness and effectiveness of the routing we designed.
作者 许川佩 郭荣 XU Chuan-pei;GUO Rong(School of Electronic Engineering and Automation,Guilin University of Electronic Technology,Guilin 541004,China)
出处 《微电子学与计算机》 CSCD 北大核心 2018年第12期44-49,54,共7页 Microelectronics & Computer
基金 国家自然科学基金(61561012)
关键词 三维片上网络 带分复用 多时钟 路由策略 测试规划 three-dimensional network on chip multiplexing with multiple clocks multi-clock routing strategy test scheduling
  • 相关文献

参考文献4

二级参考文献33

  • 1欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 2许川佩,王征,李智.基于量子进化算法的SoC测试结构优化[J].仪器仪表学报,2007,28(10):1792-1799. 被引量:4
  • 3TOPOL A W, LA TULIPE D C, SHI L, et al. Three-di- mensional integrated circuits [ C ]. IBM Journal of Re- search and Development, 2006, 50(4-5) : 491-506.
  • 4RAHMANI A M, LATIF K, LILJEBERG P, et al. Research and practices on 3D networks-on-chip architectures [ J ]. Norchip, 2010: 1-6.
  • 5FCCRO B S, PANDE P P, Networks-on-chip in a three- dimensional environment : A performance evaluation [ J ]. IEEE Transactions on Computers, 2009, 58(1): 32-45.
  • 6CHAN M J, HSU H L. A strategy for interconnect testing in stacked mesh network on chip[ C]. IEEE 25thInterna- tional Symposium on Defect and Fault Tolerance in VLSI Systems, 2010: 122-128.
  • 7NOIA B, CHAKRABARTY K, GOEL S K, et al. Test- architecture optimization and test scheduling for TSV- based 3-D stacked ICs [ J ]. IEEE Transactions on Com- puter-Aided Design of Integrated Circuits and Systems, 2011, 30(11) : 1705-1718.
  • 8COTA E, KREUTZ M, ZEFERINO C A, et al. The im- pact of NoC reuse on the testing of core-based systems [ C]. VLSI Test Symposium, 2003 : 128-133.
  • 9XIANG D, LIU G, CHAKRABARTY K, et al. Thermal- aware test scheduling for NOC-based 3D integrated cir- cuits [ C ]. IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), 2003: 96-101.
  • 10SBIAI T, NAMBA K. NoC dynamically reconfigurable as TAM [ C]. IEEE 21st Asian Test Symposium, 2012: 326 -331.

共引文献165

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部