期刊文献+

混合集成电路静电放电薄弱环节识别及静电防护研究 被引量:3

Study on the Weakness Reorganization of Electrostatic Discharge and Electrostatic Protection in Hybrid Integrated Circuit
下载PDF
导出
摘要 静电放电及防护是一门有关静电产生、危害及防护的独立技术,是产品设计与制造环境不可或缺的一个重要的环境技术。该文通过对混合集成电路静电放电的特征与危害的论述,薄弱环节的识别分析,分析了混合集成电路从元器件采购、生产制造直至包装运输等过程存在的ESD薄弱环节,提出了静电防护的技术和管理措施。 As an indispensable environmental technology in the design and manufacture of electronic products,electrostatic discharge and protection always studies on electrostatic generation,electrostatic hazards and protec-tion.In this paper,the characteristic of electrostatic discharge and its hazards in hybrid integrated circuit are discussed.The weakness of electrostatic discharge in the total procedure of hybrid integrated circuit is analyzed,from the components purchasing to the manufacture,till the packaging and transportation.And some targeted technology and management measures are also proposed.
作者 童洋 李佳 范慧文 Tong Yang;Li Jia;Fan Hui-wen(East China Research Institute of Microelectronics,Anhui Hefei 230088)
出处 《电子质量》 2018年第12期124-127,共4页 Electronics Quality
关键词 混合集成电路 静电放电 静电防护 Hybrid Integrated Circuit Electrostatic Discharge Electrostatic Protection
  • 相关文献

参考文献2

二级参考文献22

  • 1李秀峰,邱扬,丁高.静电放电及其防护设计[J].国外电子测量技术,2006,25(2):9-12. 被引量:21
  • 2GREEN T, DENSON W. A review of EOS/ESD field failures in military equipmen [ C ] //Proc of the 10^th EOS/ESO Symp. Anaheim, USA, 1988:7-14.
  • 3EUZENT B L, MALONEY T J, DONNER J C. Reducing field failure rate within proven EOS/ESO design [ C ]//Proc of the 13^th EOS/ESO Symp. Los Vegas, USA, 1991 : 59-64.
  • 4COOK C, DANIEL S. Characterization and failure analysis of advanced CMOS submicron ESD protection structures [ C ]// Proc of the 14^th EOS/ESO Symp. Dallas, USA, 1992 : 149-157.
  • 5HOWER P, LIN J, HAYNIE S, et al. Safe operating area considerations in LDMOS transistors [ C ] // Proc of the 11^th ISPSD Symp. Toronto, Canada, 1999 : 55-58.
  • 6SZE S M, KWORK K N. Physics of semiconductor devices [ M ] . 3rd Ed. New York : John Wiley and Sons, 2006.
  • 7MALONEY T J, KHURANA N. Transmission line pulsing techniques for circuit modeling of ESD phenomena[ C ]//Proc of the 7^th EOS/ESO Symp. Minneapolis, USA, 1985:49-54.
  • 8MERGENS M, WILKENING W, METTLER S, et al. Analysis and compact modeling of lateral DMOS power devices under ESD stress conditions[ C ]//Proc of the 21^th EOS/ESO Symp. Orlando, USA, 1999 : 1-10.
  • 9MERGENS M, WILKENING W, METTLER S, et al. Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior[ J]. Microelectronics Reliability, 2000,40 ( 1 ) : 99-115.
  • 10MERGENS M, WILKENING W, METTLER S, et al. Analysis of lateral DMOS power devices under ESD stress conditions [ J ]. IEEE Trans on ED,2000,47(11):2128-2137.

共引文献20

同被引文献24

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部