期刊文献+

基于时序特征的CMOS施密特电路开关级设计 被引量:2

Design of CMOS Schmitt Circuits at Switch Level Based on Their Sequential Characteristic
下载PDF
导出
摘要 根据施密特电路对输入信号具有二种检测阈值的工作特点 ,提出了施密特电路与用作存贮元件的触发器之间具有相同的时序特征。利用时序电路的设计方法 ,系统地研究了传统的 CMOS施密特电路的各种设计 ,并发现了一些新的设计方案。 Based on the working characteristic of Schmitt circuits which have two detection thresholds to input signals, this paper proposes that Schmitt circuits have the same sequential characteristic as flip flops which are used as memory units. With the design procedure of sequential circuits, varieties of designs of the traditional CMOS Schmitt circuits are systematically investigated, and some new designs are found. PSPICE simulations prove that the circuits designed in this paper have ideal characteristic of Schmitt circuits.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2002年第1期100-103,126,共5页 Research & Progress of SSE
基金 浙江省自然科学基金 (No.6990 15 ) 宁波市青年科学基金 (No.0 1J2 0 3 0 0 -2 7)资助项目
关键词 施密特电路 时序特征 开头级设计 互补对称式金属-氧化物-半导体电路 Schmitt circuit sequential characteristic switch level design complementary symmetry metal oxide semiconductor circuit
  • 相关文献

参考文献3

二级参考文献17

共引文献13

同被引文献21

  • 1吴训威,杭国强,Massoud Pedram.Low power DCVSL circuits employing AC power supply[J].Science in China(Series F),2002,45(3):232-240. 被引量:3
  • 2谢修祥,王广生.异步多时钟系统的同步设计技术[J].电子工程师,2005,31(5):33-37. 被引量:15
  • 3Blotti A,Saletti R.Ultralow-power adiabatic circuit semi-custom design[J].IEEE Tran.on VLSI Systems,2004,12(11):1248-1253.
  • 4Chen H P,Kuo J B.A 0.8V CMOS TSPC adiabatic DCVS logic circuit with the bootstrap technique for low-power VLSI[A].Proceedings of the 2004 11th IEEE International Conference on Electronics,Circuits and Systems[C].Tel Aviv,Israel,2004.175-178.
  • 5Park J,Hong S J,Kim J.Energy-saving design technique achieved by latched pass-transistor adiabatic logic[A].Proceedings of the 2005 IEEE International Symposium on Circuits and Systems[C].Kobe,Japan,2005.4693-4696.
  • 6Yang M M.,Barby J A.A novel fast low voltage dynamic threshold true single phase clocking adiabatic circuit[A].Proceedings of the 2004 IEEE International Symposium on Circuits and Systems[C].Vancouver,Canada,2004.289-292.
  • 7Amirante E,Fischer J,Lang M,et al.An ultra low-power adiabatic adder embedded in a standard 0.13μm CMOS environment[A].Proceedings of the 2003 29th European Solid-State Circuits Conference[C].Lissabon,Portugal,2003.599-602.
  • 8陈贵灿,张瑞智,程军.大规模集成电路设计[M].北京:高等教育出版社,2005.258-259.
  • 9王志功,沈永朝.集成电路设计基础[M].北京:电子工业出版社,2004.221-223.
  • 10Rabaey J M.Digital integrated circuit:a design perspective[M].Beijing:Tsinghua University Press,2001.332-376.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部