期刊文献+

一种同时进行资源分配和布局规划的高层次综合算法 被引量:2

Simultaneous Allocation and Floorplan Algorithm
下载PDF
导出
摘要 随着集成电路的特征尺寸不断缩小 ,连线延迟成为决定电路性能的主要因素之一 ,减小连线网络复杂度已成为高层次综合算法的一个重要内容 .本文提出了一种同时进行资源分配和布局规划的算法 ,使用最小割 (Min Cut)算法对已调度的数据依赖图 (DFG)进行多路分割 ,实现了资源分配 ,同时又把分割的过程对应到Slicing结构的布局规划中 .在算法进行过程中可以不断利用前面步骤所提供的布局信息指导资源分配 ,从而有效的对连线进行优化 . With the feature size of VLSI scaling down, interconnection delays begin to dominate the circuit performance. Interconnect nets reduction becomes an important part of high level synthesis. We present an algorithm which cope allocation and floorplan problems simultaneously, we use Min-cut method to multi-partition scheduled DFG, implementing resource allocation as well as mapping the partition procedure to Slicing structure based floorplan. During the partition procedure, floorplan information is used to direct allocation, thus interconnections are efficiently optimized. Design examples are presented to help concluding that our algorithm is very efficient.
出处 《电子学报》 EI CAS CSCD 北大核心 2002年第5期766-768,共3页 Acta Electronica Sinica
关键词 资源分配 布局规划 高层次综合算法 集成电路 Algorithms Data processing Electric network synthesis Interconnection networks Planning Resource allocation
  • 相关文献

参考文献7

  • 1[1]Weng Jen-Pin,Alice C Parker.3D scheduling:high level synthesis with floorplanning [A].28th DAC [C].1991,7.
  • 2[2]Jang Hyuk-Jae,Barry M Pangrle.A grid-based approach for connectivity binding with gemetric costs [A].Proc ACM ICCAD [C].1993,11.
  • 3[3]Fang Yung-Ming,D F Wong.Simultaneous functional-unit binding and floorplanning [J].IEEE Trans,ICCAD,1994,11:317-321.
  • 4[4]A Safurm,B Haroun,K Thulasiraman.Floorplanning with datapath optimization [A].Proc IEEE International Symposium on Circuits and Systems [C].1995,4.
  • 5[5]Vasily G Moshnyaga,Hiroshi Mori,Hidetoshi Onodera,Keikichi Tamaru.Layout-driven module selection for register-transfer synthesis of sub-micron ASICs [A].Proc IEEE ACM ICCAD [C].1993,11.
  • 6[6]C M Fiduccia,R M Mattheyses.A linear-time heuristic for improving network partitions [A].Proc IEEE ACM ICCAD [C].1982.
  • 7[7]D P Lapotin,S W Director.A global floorplanning approach for VLSI design [J].IEEE Trans,on ICCAD,1986,11.

同被引文献8

  • 1卢长娜,王如云,陈耀登.自适应遗传算法[J].计算机仿真,2006,23(1):172-175. 被引量:17
  • 2刘颖,余侃民,江胜荣.支持资源协同分配的网格任务调度研究[J].空军工程大学学报(自然科学版),2006,7(1):80-83. 被引量:7
  • 3李昭智,李昭勇译.遗传算法与数据仓库系统[M].电子工业出版社.2001.
  • 4Abbas Banaiyan, Hadi Esmaeilzadeh, Saced Safari. Co-evolutionary scheduling and mapping for high-level synthesis[C]. IEEE International Conference on Engineering of Intelligent Systems. Washington, DC, USA: IEEE Computer Society, 2006: 1-5.
  • 5Ishibashi H, Aguirre H E, Tanaka K, et al. Multi-objective optimization with improved genetic algorithm [C]. IEEE International Conference on Systems, Man, and Cybernetics. Washington,DC,USA: IEEE Computer Society,2000:3852-3857.
  • 6Muresan V, Xiaojun Wang, Vladutiu M. The left edge algorithm in block test scheduling under power constraints [C]. Proceedings of the IEEE International Symposium on Circuits and Systems. Washington, DC, USA: IEEE Computer .Society, 2000: 351-354.
  • 7章舜仲.遗传算法对解空间搜索比例的递减性评估[J].微型电脑应用,2002,18(9):24-27. 被引量:3
  • 8王磊,粟雅娟,魏少军.一种使用遗传算法在高层次综合中完成互连优化的方法[J].Journal of Semiconductors,2004,25(5):607-612. 被引量:2

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部