期刊文献+

倒扣芯片连接焊点的热疲劳失效 被引量:7

Thermal Fatigue Failure Analysis of SnPb Solder Joint in Flip-Chip Assemblies
下载PDF
导出
摘要 测量了有无芯下填料 B型和 D型两种倒扣芯片连接器件的焊点温度循环寿命 ,运用超声显微镜 (C- SAM)和扫描电镜 (SEM)观察了焊点微结构粗化和裂纹扩展 ,并采用三维有限元模拟方法分析了焊点在温度循环条件下的应力应变行为 .结合实验和模拟结果 ,建立了预估焊点疲劳寿命的 Coffin- Manson半经验方程 ,得到方程中的系数C=5 .5 4 ,β=- 1.38.模拟给出的焊点中剪切应变的轴向分布与实验得到的焊点在温度循环过程中的微结构粗化一致 .填充芯下填料后的倒扣芯片连接由于胶的机械耦合作用 ,降低了焊点的剪切变形 ,但热失配引起的器件整体弯曲增强 ,芯片的界面应力增大 . The thermal fatigue failure of SnPb solder joints of flip chip on board with and without underfill is investigated for two types of flip chip packages by conducting thermal cycling tests,C SAM observations and cross section inspections.Meanwhile,the corresponding 3D finite element simulations are performed to analyze the effects of underfill on thermomechanical behavior of packaging assemblies.The half experiential Coffin Manson equation with material constant C =5 54, β =-1 38 is fitted from the combination of the lifetime measured and the shear plastic strain range simulated by 3D model.The axial strain distribution in solder joint from simulations is coincided very much with the distribution of microstructure coarsening from the cross section inspection.The mismatch of thermal expansion results in an integral warpage of assemblies in the case with underfill,which decreases the shear deformation of solder joint and increases the interface stress on the chip.The interface stress distribution from the 3D simulation agrees very well with the experimental observations.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2002年第6期660-667,共8页 半导体学报(英文版)
基金 国家自然科学基金重点资助项目 (批准号 :1983 40 70 )
关键词 倒扣芯片 连接焊点 热疲劳 芯片填料 温度循环 三维有限元模拟 印刷电路板 可靠性 flip chip package underfill thermal cycling 3D finite element simulation
  • 相关文献

参考文献17

  • 1Suhir E.The future of microelectronics and photonics and the role of mechanics and materials.ASME J Electronic Packaging,1998,120:1
  • 2Lau J H.Solder joint reliability of flip chip and plastic ballgrid array assemblies under thermal,mechanical,and vibrational conditions.IEEE Trans Comp Packag,Manufact Technol,1996,19:728
  • 3Doi K,Hirano N,Okada T,et al.Prediction of thermal fa-tigue life for encapsulated flip-chip interconnection.The International Journal of Microcircuits and Electronic Packaging,1996,19(3):231
  • 4Nysather J B,Lundstr o¨ m P,Liu J.Measurements of solder bump lifetime as a function of underfill material properties.IEEE Trans Comp,Packag,Manufact Technol,1998,21:281
  • 5Gektin V,Bar-Cohen A,Ames J.Coffin-Manson fatigue model of underfilled flip-chip.IEEE Trans Comp,Packag,Manufact Technol,1997,20(3):317
  • 6Madenci E,Shkarayev S,Mahajan R.Potential failure sites in a flip chip package with and without underfill.ASME J Electron Packag,1998,120:336
  • 7Rzepka S,Korhonen M A,Meusel E,et al.The effect of underfill and underfill delamination on the thermal stress in flip-chip solder joints.ASME,J Electron Packag,1998,120:342
  • 8徐步陆,张群,彩霞,黄卫东,谢晓明,程兆年.倒扣芯片连接底充胶分层和焊点失效[J].Journal of Semiconductors,2001,22(10):1335-1342. 被引量:5
  • 9LeGall C A.Thermalmechanical stress analysis of flip chip package.Masters Thesis,School of Mechanical Engineering,Geogia Institute of Technology,Atlanta,GA,1996
  • 10Schubert A,Dudek R,Vogel D,et al.Materials mechanics and mechanical reliability of flip chip assemblies on organic substrates.Proceedings,International Symposium on Advanced Packaging Materials,1997:106

二级参考文献8

  • 1Shi X Q,ASME J Electron Packag,1999年,121卷,179页
  • 2Lu Jicun,半导体学报,1999年,20卷,10期,906页
  • 3Zhou Dejian,半导体学报,1999年,20卷,1期,47页
  • 4Wang G Z,J Modeling Simul Mater Sci Eng,1998年,16卷,4期,557页
  • 5Yeung T S,ASME,1996年,17卷,101页
  • 6Sha Y,Proc MRS Electronic Packaging Materials Science,1996年,93页
  • 7卢基存,宗祥福,吴建华,林添明.倒装芯片中铝腐蚀的红外显微镜观测研究[J].Journal of Semiconductors,1999,20(10):906-910. 被引量:1
  • 8陈柳,张群,王国忠,谢晓明,程兆年.倒装焊SnPb焊点热循环失效和底充胶的影响[J].Journal of Semiconductors,2001,22(1):107-112. 被引量:10

共引文献12

同被引文献52

  • 1吴懿平,张金松,吴丰顺,安兵.SnAgCu凸点互连的电迁移[J].Journal of Semiconductors,2006,27(6):1136-1140. 被引量:8
  • 2Charles Banda,R.Wayne Johnson,et al.Flip Chip Assembly of Thinned Silicon Die on Flex Substrates[J].Transactions on electronics packaging manufacturing,2008,31 (1):1-8.
  • 3Desmond Y.R.Chong,B.K Lim,et al.Development of a New Improved High Performance Flip Chip BGA Package[C].Electronic Components and Technology Conference,2004.1 174-1 180.
  • 4P. Norton'. HgCdTe infrared detectors[ J]. Opto-electronics Review,2002,10(3) : 159 - 174.
  • 5Inagaki M. Solder bumping technology for flip chip application [ Z ]. SECAP,2001.
  • 6Wang G Z.,Cheng Z N.,Becke K R,et al.Applying Anand model to represent the viscoplastic deformation behavior of solder alloys[J].Journal of Electronic Packaging,2001,123(3):247-253.
  • 7Wilde J,Becker K,Thoben M,et al.Rate dependent constitutive relations based on Anand model for 92.5Pb5Sn2.5Ag solder[J].IEEE Transactions on Advanced Packaging,2000,23(3):408-414.
  • 8Chang R W,Patrick Mccluskey F.Constitutive relations of indium in extreme-temperature electronic packaging based on Anand model[J].Journal of Electronic Materials,2009,38(9):1855-1859.
  • 9Kim S,Ledbetter H.Low-temperature elastic coefficients of polycrystalline indium[J].Materials Science and Engineering A,1998,252(1):139-143.
  • 10Hermida E B,Melo D G,Aguiar J C,et al.Temperature dependence of the viscoelastic response of In,Sn and In-Sn alloys[J].Journal of Alloys and Compounds,2000,310(1):91-96.

引证文献7

二级引证文献48

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部