期刊文献+

常系数乘法器的分布式并行进化设计

Distributed Evolutionary Design of Constant-Coefficient Multipliers
下载PDF
导出
摘要 为了进一步改善进化图生成EGG(Evolutionary Graph Generation)系统的性能,我们在EGG中引入了基于PCs簇Linux计算平台并使用消息传递接口MPI(Message-Passing Interface)技术成功地实现分布式的EGG并行系统DPEGG(Distributed and Parallel EGG)。实验结果充分表明DPEGG系统在生成的解质量方面略好于EGG系统。特别值得指出的是,DPEGG系统的运行时间开销还大大地减少了。 In order to further improve the performance of Evolutionary Graph Generation (EGG) system, We introduce PCs Linux cluster computing techniques to EGG, and conveniently and successfully implement the distributed parallel version of EGG system (DPEGG). Our survey adequately shows that the parallel evolutionary approach can meet our expectation that the final solutions obtained from DPEGG mostly are somewhat better than, or as good as those obtained from EGG, and more importantly DPEGG can ultimately gain in the speed of algorithm.
机构地区 重庆邮电学院
出处 《微电子学与计算机》 CSCD 北大核心 2002年第7期52-54,共3页 Microelectronics & Computer
基金 重庆应用基础基金资助项目(D2000-02)
关键词 常系数乘法器 分布式并行进化设计 数字信号处理 电子设计自动化 Evolutionary computation, Arithmetic circuits. Digital Signal Processing (DSP), Electronics Design Automation (EDA)
  • 相关文献

参考文献1

二级参考文献11

  • 1[1]J F Miller, P Thomson, T Fogarty. Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study. Genetic Algorithms and Evolution Strategies in Engineering and Computer Science, 1997, 10:105~131.
  • 2[2]H D Gaffs. Evolvable Hardware: Genetic Programming of a Darwin Machine. in: Artificial Neural Nets and Genetic Algorithms. R F Albrecht, C R Reeves, and N C Steele (Eds.), Heidelberg: Springer - Verlag, 1993:441 ~ 449.
  • 3[3]I Kajitani, T Hoshino, M Iwata and T Higuchi. Variable Length Genetic Algorithms for Evolvable Hardware. ETL Technical Report, 1995, 10.
  • 4[4]M Sipper, E Sanchez, D Mange, M Tomassini, A Perez Uribe, and A Stauffer. A Phylogenetic, Ontogenetic, and Epigenetic View of Bio - inspired Hardware Systems. IEEE Trans. On Evolutionary Computation, 1997, 1 (1): 83 ~97.
  • 5[5]A Habibi and P A Wintz. Fast multipliers. IEEE Trans on Omputers, 1970, 2:153 ~ 157.
  • 6[6]C S Wallace. A Suggestion for Parallel Multipliers. IEEE Trans Electron. Comput. 1964, 2:14 ~ 17.
  • 7[7]A D Booth. A Signed Binary Multiplication Technique.1951,4(2).
  • 8[8]T Aoki, Y Sawada, and T Higuchi. Signed - Weight Arithmetic and its Application to a Field - Programmable Digital Filter Architecture. IEICE Trans. ELECTRON, 1999(9):1687~1691.
  • 9[9]J R Koza, F H Bennett, D Andre, M A Keane, F Dunlap.Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming. IEEE Trans. Evolutionary Computation, 1997, 1 (2): 109 ~ 128.
  • 10[10]T Higuchi, M Murakawa, M Iwata, I Kajitani, L Weixin, and M Salami. Evolvable Hardware at Function Level.Proc. 1997 IEEE International Conference on Evolutionary Computation (ICEC'97), 1997, 187 ~ 192.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部