期刊文献+

N为偶数的并发差错可定位N-模冗余结构 被引量:2

Concurrent Error Locatable N-Modular Redundancy Structure With Even N
下载PDF
导出
摘要 N-模冗余结构是一种广泛应用的容错结构 .其有效性是建立在它所包含的故障模块数不超过 (N- 1) /2的假设之上的 .而破坏该假设的可能途径有故障累积和同时故障 .防止故障模块累积的方法之一是使冗余系统具有故障定位能力 ,然后及时地将故障模块予以隔离和替换 .传统的静态和动态硬件冗余结构或者不具有故障定位能力 ,或者不提供显式的故障定位信息 ,并且对附加电路本身的故障是无法处理的 .为此 ,针对静态硬件冗余结构 ,作者等人曾提出了 N为奇数情况下的差错定位解决方案 ,而该文则提出了 N为偶数情况下的相应解决方案 . The N-modular redundancy (NMR) structure is a widely used fault-tolerant structure. For the static NMR structure, author presented a systematic scheme of the concurrent error locatable NMR structure in 1999, where N is odd. It consists of a conventional NMR structure and a totally self-checking extra locator with N+1 two-rail code outputs. During normal operation, according to the symptom given by the locator, it can determine whether a NMR structure is error-free, or a redundant module, the voter, or the locator itself is faulty or not. With respect to even N, this paper presents two concurrent error locatable NMR schemes for N=4 and N=6, respectively. The proposed locators for 4MR and 8MR structures are verified by Active-VHDL. The multiple-module failure analysis for the 8MR structure using a 7/8, 6/8, or 5/8 voter is given. The hardware complexity and the propagation delay of locators are estimated.
出处 《计算机学报》 EI CSCD 北大核心 2002年第8期837-844,共8页 Chinese Journal of Computers
基金 国家自然科学基金 ( 6 97330 10 6 98730 10 )资助
关键词 N-模冗余 并发差错可定位 N-模冗余结构 容错 完全故障定位 定位器 计算机 Concurrent engineering Failure analysis Location
  • 相关文献

参考文献3

二级参考文献10

共引文献9

同被引文献19

  • 1赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406. 被引量:10
  • 2傅忠传,陈红松,崔刚,杨孝宗.处理器容错技术研究与展望[J].计算机研究与发展,2007,44(1):154-160. 被引量:36
  • 3夏银水,王伦耀,叶锡恩.划分有限状态机的低功耗实现模型[J].计算机辅助设计与图形学学报,2007,19(5):642-646. 被引量:3
  • 4Baumann R. Soft errors in advanced computer systems [J]. IEEE Trans on Design & Test of Computers, 2005, 22 (3) : 258-266.
  • 5Mitra S, Seifert N, Zhang Ming, et al. Robust system design with built-in soft-error resilience [J]. IEEE Trans on Computers, 2005, 38(2): 43-52.
  • 6Koppanalil J J, Rotenberg E. A simple mechanism for detecting ineffectual instructions in slipstream processors [J]. IEEETransonComputers, 2004, 53(4): 399-413.
  • 7Sakata T, Hirotsu T, Yamada H, et al. A cost-effective dependable microcontroller architecture with instruction-level rollback for soft error recovery [C]//Proc of the 37th Conf on Dependable Systems and Networks. Piscataway, NJ: IEEE, 2007:256-265.
  • 8Hertwig A, Wunderlich H J. Synthesizing fast, online testable control units[J]. IEEE Trans on Design :Test of Computers, 1998, 15(4): 36-41.
  • 9Hertwig A, Wunderlich H J. Fast self recovering controllers [C] //Proc of the 16th IEEE VLSI Test Symp. Piscataway, NJ: IEEE, 1998: 296-302.
  • 10Hertwig A, Wunderlich H J. Fast controllers for data- dominated application [C]//Proc of European Design and Test Conf. Piscataway, NJ: IEEE, 1997:84-89.

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部