期刊文献+

嵌入式微处理器的可测性设计技术研究 被引量:2

The Research of Design for Test Technology of Embedded Micropro cessor
下载PDF
导出
摘要 文章介绍了一个嵌入式微处理器的可测性设计技术。根据嵌入式微处理器各个组成部件逻辑功能的特点,分别采用了内置自测试(BIST)、部分扫描(PartialScan)、边界扫描(BoundaryScan)等方法完成各个部件的可测性设计,并将符合IEEE1149.1的TAP控制器作为整个微处理器的测试控制器,达到了较优的可测性设计结果。 This paper presents the technology of design for test for an embedded microprocessor.According to the logic characteristic of different parts,It uses built-in-self-test(BIST),partial-scan and boundary scan to complete the design for test work of different parts.Additionally,It uses TAP controller that accord with the standard IEEE1149.1as the controller of the whole test of the embedded microprocessor so as to gain a good result of design for test.
出处 《计算机工程与应用》 CSCD 北大核心 2002年第16期218-222,共5页 Computer Engineering and Applications
关键词 嵌入式微处理器 可测性设计 边界扫描 逻辑电路 embedded microprocessor,design for test,BIST,BILBO,partial-scan,boundary scan
  • 相关文献

同被引文献16

  • 1虞美兰,丁琳.互连内建自测试技术的原理与实现[J].微计算机信息,2008,24(5):268-270. 被引量:1
  • 2Bushnell Michael L, Agrawal Vishwani D. Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits[M]. Boston: Kluwer Academic Publishers, 2000 456 -485.
  • 3Semiconductor Industry Association (SIA). International Technology Roadmap for Semiconductors (ITRS),1999.
  • 4Petlin O A, Furber S B. Built-In Self-Testing of Micropipelines[C]. Taxes: ICCD, 1996.
  • 5CHEN L, DEY S. Software-based self-testing methodology for processor cores[J]. Trans. CAD, 2001, 20(3) : 369-380.
  • 6ABRAHAM B D. Functional testing of microprocessors. Computers[J]. IEEE Transactions, 1984, 33(6):475-485.
  • 7BATCHER K, PAPACHRISTOU (2. Instruction randomization self test for processor cores[C], in Proc.17th IEEE VLSI Test Symp. Dana Point, CA, 1999:34-40.
  • 8RAJSUMAN R. Testing a system-on-a-chip with embedded microprocessor[C]. Proc Int Test Conf. , 1999:499-508.
  • 9LAI W C, KRSTIC A, CHENG K T. On testing the path delay faults of a microprocessor using its instruction set[J]. Proe. VLSI Test Symp. , IEEE CS Press,Los Alamitos, Calif. , 2000:15-22.
  • 10INOUE V S, SALUJA M, FUJIWARE K K. Instruction-based Delay Fault self-testing of processor cores[C].VLSI Design, Proceedings, 17th International Conference on 2004, 2004: 933-938.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部