期刊文献+

离子注入剥离法制备绝缘体上应变硅及其表征

Fabrication of Strained Silicon on the Insulator by the Ion Implantation Cut Process and Its Characterization
下载PDF
导出
摘要 基于弛豫锗硅衬底上生长双轴应变硅技术、离子注入工艺以及选择性腐蚀方法,制备了8英寸(1英寸=2.54 cm)双轴张应变的绝缘体上应变硅(sSOI)材料。利用喇曼光谱分析、缺陷优先腐蚀以及透射电子显微镜(TEM)等方法表征了sSOI材料的应变度、缺陷密度以及晶体质量;制备了基于sSOI材料的n型金属-氧化层-半导体场效晶体管(n-MOSFET)以表征其电学性能,同时在相同工艺下制备了基于SOI材料的n-MOSFET器件作对比。结果表明,制备的sSOI材料顶层应变硅薄膜的应变为1.01%,并且在800℃热处理后仍能保持;应变硅薄膜厚度为18 nm,缺陷密度为4.0×104cm-2,具有较高的晶体质量;制备的sSOI n-MOSFET器件的开关电流比(Ion/Ioff)达到108,亚阈值斜率为69.31 mV/dec,相比SOI n-MOSFET,其驱动电流提高了10倍。 Based on the technique of growing the biaxial strained silicon on the relaxed SiGe substrate,the ion implantation process and the method of selective etching,the 8 inches( 1 inch =2. 54 cm) biaxial tensile strained silicon on the insulator( sSOI) was fabricated. The strain degree,defect density and crystal quality of sSOI were characterized by Raman spectra analysis, preferential etching technique,transmission electron microscopy( TEM) and other methods. The n-type metal-oxide-semiconductor field-effect transistors( n-MOSFETs) were fabricated using the sSOI substrate to characterize the electrical properties. As a comparison,SOI n-MOSFETs were also fabricated by the same process. The Raman spectra show that the strain degree of the top strained silicon film is 1. 01%,which can be maintained even after a thermal process at 800 ℃. The TEM images indicate that the thickness of the top strained silicon film is 18 nm. After carrying out preferential etching,the defect density of sSOI was calculated,which is as low as 4. 0 × 104cm- 2. The superior crystal quality of the strained silicon film is also confirmed by the TEM images. The on and off current ratio( Ion/Ioff) of the sSOI n-MOSFET reaches to 108,and the subthreshold slope is 69.31 mV/dec. The device drive current of sSOI MOSFET is 10 times higher than that of the SOI n-MOSFET.
出处 《半导体技术》 CAS CSCD 北大核心 2014年第7期522-526,558,共6页 Semiconductor Technology
基金 国家重点基础研究发展计划(2010CB832906) 上海市自然科学基金资助项目(12ZR1436300)
关键词 离子剥离 绝缘体上应变硅 N-MOSFET 器件电学性能 电子迁移率 ion cut strained silicon on the insulator n-MOSFET device electrical property electron mobility
  • 相关文献

参考文献11

  • 1WONG H S P.Beyond the conventional transistor[J].IBM Journal of Research and Development,2002,46(23):133-168.
  • 2MAITI C K,CHATTOPADHYAY S,BERA L K.Strained-Si heterostructure field effect devices[M].United Kingdom:Taylor and Francis Ltd,2007:101-106.
  • 3PEOPLE R,BEAN J C.Calculation of critical layer thickness versus lattice mismatch for GexSi1-x/Si strained layer heterostructures[J].Applied Physics Letters,1985,47(3):322-324.
  • 4SAMAVEDAM S B,TAYLOR W J,GRANT J M,et al.Relaxation of strained Si layers grown on SiGe buffers[J].Journal of Vacuum Scienceand Technology:B,1999,17(4):1424-1429.
  • 5TRINKAUS H,HOLLNDER B,RONGEN ST,et al.Strain relaxation mechanism for hydrogen-implanted Si1-xGex/Si(100)heterostructures[J].Applied Physics Letters,2000,76(24):3552-3554.
  • 6母志强,薛忠营,陈达,狄增峰,张苗.选择性腐蚀Si_(1-x)Ge_x与Si制备绝缘体上超薄应变硅[J].半导体技术,2013,38(1):40-44. 被引量:4
  • 7ABBADIE A,ALLIBERT F,BRUNIER F.Defect delineation and characterization in SiGe,Ge and other semiconductor-on-insulator structures[J].Solid-State Electronics,2009,53(8):850-857.
  • 8MAEHLISS J,HAKIM R,ABBADIE A,et al.Approaches in wet chemical etching for defect delineationin silicon-on-insulator substrates[J].Journal of the Electrochemical Society,2011,158(2):D107-D113.
  • 9MOHTA N,THOMPSON S E.Mobility enhancementthe next vector to extend Moore's Law[J].IEEE Circuits and Devices,2005,21(5):18-23.
  • 10WELSER J,HOYT J L,GIBBONS J F.Electron mobility enhancement in strained-Si N-Type metal-oxidesemiconductor field-effect-transistors[J].IEEE Electron Device Letters,1994,15(3):100-102.

二级参考文献11

  • 1TAKAGI S, HOYT J L, WELSER J J, et al. Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal oxide semiconductor field-effect transistors [ J ]. Journal of Applied Physics, 1996, 80 (3): 1567-1577.
  • 2PEOPLE R, BEAN J C. Calculation of critical layer thickness versus lattice mismatch for G%Si_ x/Si strained layer heterostructures [ J ]. Applied Physics Letters, 1985, 47 (3): 322-324.
  • 3SAMAVEDAM S B, TAYLOR W J, GRANT J M, et al. Relaxation of strained Si layers grown on SiGe buffers [ J ]. Journal of Vacuum Science & Technology: B, 1999, 17 (4): 1424-1429.
  • 4LANGDO T A, CURRIE M T, CHENG Z Y, et al. Strained Si on insulator technology: from materials to devices [J], Solid-State Electronics, 2004, 48 (8): 1357 - 1367.
  • 5TARASCttI G, PITERA A J, MCGILL L M, et al. Strained-Si-on-insulator (SSOI) and SiGe-on-insulator (SGOI) : fabrication obstacles and solutions [ C ] // Proceedings of Materials Research Society Symposium.Boston, MA, USA, 2003: 105-110.
  • 6HIRASHITA N, NUMATA T, TEZUKA T, et al. Strained-Si/ SiGe-on-insulator wafers fabricated by Ge condensation process [C]// Proceedings of IEEE International SOl Conference. Charleston, SC, USA, 2004:141 - 142.
  • 7TRINKAUS H, HOLLANDER B, RONGEN ST, et al. Strain relaxation mechanism for hydrogen-implanted Si _ x Gex/Si (100) heterostructures [J]. Applied Physics Letters, 2000, 76 (24): 3552-3554.
  • 8HOLLJi.NDER B, BUCA D, MANTL S, et al. Wet chemical etehing of Si, Si xGex, and Ge in HF:H202: CH3COOH [ J]. Journal of the Electrochemical Society, 2010, 157 (6): H643-H646.
  • 9GODBEY D J, KRIST A H, HOBART K D, et al. Selective removal of Si _ xGe from (100) Si using HNO3 and HF [ J ]. Journal of the Electrochemical Society, 1992, 139 (lO): 2943-2947.
  • 10RADU I, HIMCINSCHI C, SINGH R, et al. SSOI fabrication by wafer bonding and layer splitting of thin SiGe virtual substrates [J]. Materials Science and Engineering: B, 2006, 135 (3): 231-234.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部