期刊文献+

一种应用于流水线ADC的自适应后台校正技术 被引量:2

An Adaptive Background Calibration Technique for Pipeline ADC
下载PDF
导出
摘要 流水线模数转换器(Pipeline ADC)是一种应用广泛的模数转换器结构,可以同时实现高速和高精度性能。然而电路的非理想性严重制约着流水线ADC的性能。提出了一种自适应数字技术,通过使用低速但准确的ADC作为基准,与待校正的流水线ADC并联,并将两者的数字输出的差值送入数字自适应滤波器中进行处理,使流水线ADC的输出不断逼近低速但准确的ADC输出,从而达到数字校正的目的。仿真结果表明,这种方法可以有效去除包括电容失配、有限运放增益、运放失调在内的误差。 Pipeline ADC is widely used which can realize both high speed and high resolution.But nonidealities of circuits will limit the performance of pipeline ADCs.An adaptive digital technique is proposed,which uses a slow but accurate ADC as a reference in parallel and sends the difference of the outputs of two ADCs into a digital adaptive filter for processing.The output of the pipeline ADC will get close to that of the slow but accurate ADC.The simulation result shows that errors including capacitor mismatch,finite gain and bandwidth of op-amps,offset are eliminated through this technique.
作者 赵郁炜
出处 《微电子学》 CAS CSCD 北大核心 2014年第3期281-284,共4页 Microelectronics
基金 国家集成电路项目"0.18微米/0.13微米锗硅BiCMOS成套工艺技术"(2009ZX02303)
关键词 流水线ADC 数字校正 基准ADC Pipeline ADC Digital calibration Reference ADC
  • 相关文献

参考文献6

  • 1INGINO J M, WOOLEY B A. A continuously calibrated 12-b, 10-MS/s, 3. 3 V A/D converter [J]. IEEE J Sol Sta Circ, 1998, 33(12): 1920-1931.
  • 2LIP W, CHIN M J, GRAY P R, et al. A ratio independent algorithmic analog-to-digital conversion technique [J]. IEEE J Sol Sta Circ, 1984, 19 (6): 828-836.
  • 3LEE S H, HODGES D A, GRAY P IL A self- calibrating 15 bit CMOS A/D converter [J]. IEEE J Sol Sta Circ, 1984, 19(6): 813-819.
  • 4刁明辉,陈岚,张坤.低功耗10位30MS/s流水线A/D转换器[J].微电子学,2010,40(5):644-648. 被引量:2
  • 5HAYKIN S S. Adaptive filter theory [M]. 3rd ed. Upper Saddle River, NJ, USA: Prentice Hall, 1996.
  • 6张东路,吕坚,蒋亚东.多参数流水线A/D转换器的系统模型设计与仿真[J].微电子学,2010,40(1):114-117. 被引量:2

二级参考文献18

  • 1陈国平.10b80MHz/s流水线结构模数转换器设计及系统仿真[J].电脑开发与应用,2006,19(12):2-3. 被引量:1
  • 2郑晓燕,王洪利,仇玉林.流水线ADC的系统级仿真[J].电子器件,2006,29(4):1288-1291. 被引量:3
  • 3RAZAVI B. Design of analog CMOS integrated circuits[M]. Xi' an: Xi'an Jiaotong University Press, 2002 : 1-2.
  • 4MALOBERTI F, ESTRADA P, MALCOVATI P, et al. Behavioral modeling and simulation of data converters [C]//IMEKO. Vienna, Austria. 2000.
  • 5JOHNS D A, MARTIN K. Analog integrated circuit design [M]. China Machine Press, 2005: 155-177.
  • 6MALOBERTI F. Data Converters [M]. Springer, 2007 : 100-102.
  • 7PLASSCHE R V. Integrated analog-to-digital and digital-to- analog converters [M]. Kluwer Academic Publishers, 1994: 51-104.
  • 8HAZE J, VRBA R. The new low power 10-bit pipelined ADC using novel background calibration technique [C]//IEEE Int Workshop Elec Des. WashingtonDC, USA. 2006: 5-9.
  • 9BYEONG L J, SEUNG H L. A 10 b 50 MHz 320 mW CMOS A/D converter for video applications[J]. IEEE Trans Consumer Electronics, 1999, 45(1) : 252-255.
  • 10CHO T B, GRAY P R A 10 b, 20 Msample/s, 35 mW pipeline A/D converter [J]. IEEE J Sol Sta Circ, 1995, 30(3): 166-172.

共引文献2

同被引文献10

  • 1殷秀梅.流水线ADC双模式数字后台校准技术[D].北京:清华大学,2005.
  • 2MIYAHARA Y, SANO M, KOYAMA K, et al. A 14 b 60 MS/s pipelined ADC adaptively cancelling opamp gain and nonlinearity [J].IEEE J Sol Sta Circ, 2014, 49(2).. 416-425.
  • 3LEWIS S H, GRAY P R. Apipelined 5-Msample/s 9- bit analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1987, 22(6): 954-961.
  • 4ABOU-EL-KHEIR N T, KHEDR M E, ABBAS M. A fast power efficient equalization-based digital background calibration technique for pipelined ADC [C] // Proceed 21st Int Conf MIXDES. Lublin, Poland. 2014.. 108-112.
  • 5MING J, LEWIS S H. An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration [J]. iEEE J Sol Sta Cite, 2001, 36 (10):1489-1497.
  • 6KARANICOLAS A N, LEE H S, BARCRANIA K L. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC [J].IEEE J Sol Sta Circ, 1993, 28(12) : 1207-1215.
  • 7王城,蔡海宁.AlteraFPGA/CPLD设计(基础篇)[M].第2版.北京:人民邮电出版社,2011:5-25.
  • 8戴澜,周玉梅,胡晓宇,蒋见花.一种流水线ADC数字校准算法实现[J].Journal of Semiconductors,2008,29(5):993-997. 被引量:5
  • 9宫月红,罗敏,金杰,喻明艳.基于Simulink的后台数字校正流水线ADC行为级建模[J].微电子学与计算机,2013,30(8):155-159. 被引量:2
  • 10熊召新,蔡敏,贺小勇.基于比较器抖动的数字后台校准算法[J].华中科技大学学报(自然科学版),2013,41(8):24-29. 被引量:1

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部