期刊文献+

极限环频率对自激振荡线路驱动器的影响分析

Analysis of the Impact of Limit Cycle Frequency on Self-Oscillating VDSL Line Driver
下载PDF
导出
摘要 目前自激振荡线路驱动器由于极限环频率较低,在输入信号频率较高时,系统增益下降较大,由延时决定的自激振荡线路驱动器可提高极限环频率。本文分析了提高极限环频率后系统增益、线性度和功耗等的变化,并采用0.25μm CMOS工艺设计了一个VDSL线路驱动器进行验证。实验结果表明,提高极限环频率可减小高频输入信号时系统增益的下降,且在一定范围内可提高线性度,但过高的极限环频率会引入过大的电源噪声和地噪声,恶化线性度。 The low limit cycle frequency of the self-oscillating line driver makes the system gain decrease too much when the input signal frequency is high enough,which can be solved using the delay-determined self-oscillating line driver by improving the limit cycle frequency.The impact of improving the limit cycle frequency on system gain,linearity and power consumption is analyzed.A VDSL line driver is realized to verify the analysis results.The experiment results show that improving the limit cycle frequency can ensure the stability of the system gain,and improve the linearity within a certain range.Whereas,if the limit cycle frequency is too high,the linearity will be deteriorated because of the fluctuation on power supply and ground.
出处 《微电子学》 CAS CSCD 北大核心 2014年第3期305-309,共5页 Microelectronics
基金 国家自然科学基金资助项目(61274029)
关键词 自激振荡线路驱动器 极限环频率 系统增益 线性度 Self-oscillating line driver Limit cycle frequency System gain Linearity
  • 引文网络
  • 相关文献

参考文献11

  • 1PIESSENS T, STEYAERT M. Design and analysis of high efficiency line drivers for xDSL [M]. New York: Kluwer Academic Publishers, 2004.
  • 2SABOURI F, SHARIATDOUST IL A 740 mW ADSL line driver for central office with 75 dB MTPR [C]//ISSCC. San Francisco, CA, USA. 2002: 322- 323.
  • 3MACLEAN K, CORSI M, HESTER R, et al. A 610 mW zero-overhead class G full-rate ADSL central- office line driver [C] // ISSCC. San Francisco, CA, USA. 2003: 412-413.
  • 4PIESSENS T, STEYAERT M. Highly efficient xDSL line drivers in 0. 35 μm CMOS using a self-oscillating power amplifier EJ3. IEEE J Sol Sta Circ, 2003, 38 (1) : 22-29.
  • 5国际电信联盟.ITU-T G. 993. 2, Very high speed digital subscriber line 2 [S]. 2005.
  • 6程瑜华,谭年熊.异步Sigma-Delta调制的系统级设计[J].电路与系统学报,2010,15(5):1-6. 被引量:2
  • 7GREEN T C, WILLIAMS B W. Spectra of delta- sigma modulated inverters., an analytical treatment [J]. IEEE Trans Power Elec, 1992, 7(4): 644-654.
  • 8ABRAMOWITZ M, STEGUN I A. Handbook of mathematical functions: with formulas, graphs, and mathematical tables [M]. New York: Dover, 1972.
  • 9国际电信联盟.ITU-T G. 993. 1, Very high speed digital subscriber line [S]. 2004.
  • 10LOPEZ-MARTIN A J, CARVAJAL R G, RAMIREZ-ANGULO J. A 70 dB SFDR CMOS transconductor [C] // ECCTD. Pamplona, Spain. 2005 : 383-386.

二级参考文献10

  • 1S Ouzounov, E Roza, J A Hegt, et al. Analysis and design of high-performance asynchronous sigma-delta modulators with a binary quantizer [J]. IEEE Journal of Solid-State Circuits, 2006, 41(3): 588-596.
  • 2T Piessens, M Steyaert. Design and analysis of high efficiency line drivers for xDSL [M]. New York: Kluwer Academic Publishers, 2004.
  • 3P Wang, H Hegt, A van Roermund, et al. Linearization transmitter using asynchronous sigma-delta modulation for UMTS handsets [A]. Proc. PRORISC [C].2003, MSM-10: 1-7.
  • 4E Roza. Analog-to-digital conversion via duty-cycle modulation [J]. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, 1997, 44(11): 907-914.
  • 5J Daniels, W Dehaene, M Steyaert, et al. A/D Conversion using an Asynchronous Delta-Sigma Modulator and a Time-to-Digital Converter [A]. International Symposium on Circuits and Systems [C]. 2008. 1648-1651.
  • 6ITUT-T G.993.2 [OL]. http://www.itu.int/rec/T-REC-G/en.
  • 7Huey Chian Foong, Meng Tong Tan. An Analysis of THD in Class D Amplifiers [C]. Circuits and Systems [A]. APCCAS 2006, IEEE Asia Pacific Conference an [C]. 2006. 724-727.
  • 8Krit S Amrani, H Qjidaa, et al. Class D Audio Amplifier Design Theory and Design Implementation for Portable Applications [A]. Computational Intelligence and Intelligent Informatics, ISCIII 07 International Symposium on [C]. 2007. 239-245.
  • 9A Gelb, W V Velde. Multiple-Input Discribing Functions and Nonlinear System Design [M]. New York: McGraw-Hill, 1968.
  • 10V De Gezelle, Jodie Buyle, Jan Doutreloigne. Distortion Calculation of an Asynchronous Switching xDSL Line-Driver [A]. Circuits and Systems, ISCAS 2008. IEEE International Symposium on [C]. 2008, 2386-2389.

共引文献1

;
使用帮助 返回顶部