期刊文献+

Selective harmonic elimination method for wide range of modulation indexes in multilevel inverters using ICA

Selective harmonic elimination method for wide range of modulation indexes in multilevel inverters using ICA
下载PDF
导出
摘要 Selective harmonic elimination(SHE) in multilevel inverters is an intricate optimization problem that involves a set of nonlinear transcendental equations which have multiple local minima. A new advanced objective function with proper weighting is proposed and also its efficiency is compared with the objective function which is more similar to the proposed one. To enhance the ability of the SHE in eliminating high number of selected harmonics, at each level of the output voltage, one slot is created. The SHE problem is solved by imperialist competitive algorithm(ICA). The conventional SHE methods cannot eliminate the selected harmonics and satisfy the fundamental component in some ranges of modulation indexes. So, to surmount the SHE defect, a DC-DC converter is applied. Theoretical results are substantiated by simulations and experimental results for a 9-level multilevel inverter. The obtained results illustrate that the proposed method successfully minimizes a large number of identified harmonics which consequences very low total harmonic distortion of output voltage. Selective harmonic elimination(SHE) in multilevel inverters is an intricate optimization problem that involves a set of nonlinear transcendental equations which have multiple local minima. A new advanced objective function with proper weighting is proposed and also its efficiency is compared with the objective function which is more similar to the proposed one. To enhance the ability of the SHE in eliminating high number of selected harmonics, at each level of the output voltage, one slot is created. The SHE problem is solved by imperialist competitive algorithm(ICA). The conventional SHE methods cannot eliminate the selected harmonics and satisfy the fundamental component in some ranges of modulation indexes. So, to surmount the SHE defect, a DC-DC converter is applied. Theoretical results are substantiated by simulations and experimental results for a 9-level multilevel inverter. The obtained results illustrate that the proposed method successfully minimizes a large number of identified harmonics which consequences very low total harmonic distortion of output voltage.
出处 《Journal of Central South University》 SCIE EI CAS 2014年第4期1329-1338,共10页 中南大学学报(英文版)
关键词 特定谐波消除 调制指数 多电平 ICA 逆变 消去法 DC-DC转换器 目标函数 selective harmonic elimination DC-DC converter imperialist competitive algorithm(ICA)
  • 相关文献

参考文献30

  • 1NGUYEN H M, LEE Hong-hee, CHUN Tae-Won. Input power factor compensation algorithms using a new direct-SVM method for matrix converter [J]. IEEE Transactions on Industrial Electronics,2011, 58(1): 232-243.
  • 2MAO H, BOROYEVICH D, LEE F C. Multi-level 2-quadrant boost choppers for superconducting magnetic energy storage [C]// Proc. IEEE APEC'96. San Jose, CA, USA, 1996: 876-882.
  • 3TEICHMANN R, BERNET S. A comparison of three-level converters versus two-level converters for low voltage drives, traction and utility applications [J]. IEEE Transactions on Industrial Applications, 2005, 41(3): 855-865.
  • 4CHENG Y, QIAN C, CROW M L, PEKAREK S, ATCITTY S. A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage [J]. IEEE Transactions on Industrial Electronics, 2006, 53(5): 1512-1521.
  • 5SHUKLA A, GHOSH A, JOSHI A. State feedback control of multilevel inverters for DSTATCOM applications [J]. IEEE Transactions on Power Delivery, 2007, 22(4): 2409-2418.
  • 6PAl Fu-sheng, HUANG Shyh-Jier. Design and operation of power converter for microturbine powered distributed generator with capacity expansion capability [J]. IEEE Transactions on Energy Conversion, 2008, 23(1): 110-118.
  • 7NFAH E M, NGUNDAM J M. Feasibility of pico-hydro and photovoltaic hybrid power systems for remote villages in Cameroon [J]. Renewable Energy, 2009, 34(6): 1445-1450.
  • 8ZAMBRA D A B, RECH C, PINHEIRO J R. Comparison of neutral point-clamped, symmetrical, and hybrid asymmetrical multilevel inverters [J]. IEEE Transactions on Industrial Electronics, 2010, 57(7): 2297-2306.
  • 9YAMANAKA K, YAMADA K, KUMAGE A, TERADA T. Three-level neutral point clamping type inverter circuit [P]. US Patent 06,226,192. May 2001.
  • 10CORZINE K A, WIELEBSKI M W, PENG F Z, WANG Jin. Control of cascaded multilevel inverters [J]. IEEE Transactions on Power Electronics, 2004, 19(3): 732-738.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部