期刊文献+

一种在全数字锁相环中进行振荡器增益估计的新算法 被引量:1

A Novel Algorithm to Evaluate the Gain of DCO in ADPLL
下载PDF
导出
摘要 提出一种在全数字锁相环中对数控振荡器进行增益估计的新算法。此算法充分利用全数字锁相环内部的数字信息,通过计算相位误差、频率误差和振荡器的频率控制字的变化,对数控振荡器的增益进行实时估计,使全数字锁相环对外界环境变化的免疫程度更高。此算法适用于所有采用基于累加器结构的全数字锁相环,而且可以在应用最广泛的二阶Ⅱ型锁相环中准确地工作。 A novel algorithm of evaluating the gain of DCO in all digital PLL (ADPLL) is proposed. It utilizes the digital information in ADPLL and evaluates the gain of DCO by calculating the variation of phase error, frequency error and the oscillator tuning word. As a result, the ADPLL is more immune to the environment. This algorithm is suitable for all counter-assistant ADPLLs, and it can work well in the type-II, 2rd order ADPLL, which is widely used in wireless communications.
出处 《北京大学学报(自然科学版)》 EI CAS CSCD 北大核心 2014年第4期611-616,共6页 Acta Scientiarum Naturalium Universitatis Pekinensis
基金 国家自然科学基金(61376035) 高等学校博士学科点专项科研基金(20130001110005)资助
关键词 全数字锁相环 数控振荡器 增益估计 all digital PLL digitally controlled oscillator evaluation of gain
  • 相关文献

参考文献7

  • 1Staszewski R B.Digital deep-submicron CMOS frequency synthesis for RF wireless applications[D].Dallas:The University of Texas,2002.
  • 2Lee S P,Cho S H.A background KDCO compensation technique for constant bandwidth in all-digital phase-locked loop//IEEE International Symposium on Circuits and Systems(ISCAS).Paris,2010:3401-3404.
  • 3Staszewski R B,Muhammas K,Leipold D,et al.All-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS.IEEE Journal of Solid-State Circuits,2004,39(12):2278-2291.
  • 4Staszewski R B,Wallberg J L,Rezeq S,et al.All-digital PLL and transmitter for mobile phones.IEEE Journal of Solid-State Circuits,2005,40(12):2469-2482.
  • 5Dudek P,Szczepanski S,Hatfield J.A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line.IEEE Journal of Solid-State Circuits,2000,35(2):240-247.
  • 6Lee M,Abidi A A.A 9 b,1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue.IEEE Journal of Solid-State Circuits,2008,43(4):769-777.
  • 7Seo Y H,Kim J S,Park H J,et al.A 1.25 ps resolu-tion 8 b cyclic TDC in 0.13 μm CMOS.IEEE Journal of Solid-State Circuits,2012,47(3):736-743.

同被引文献1

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部