期刊文献+

三维片上网络路由算法的研究 被引量:5

Study of Routing Algorithms for Three Dimensional Networks-on-chip
下载PDF
导出
摘要 三维集成电路是集成电路发展的一个主要趋势,为了解决大规模三维集成电路的互连问题,三维片上网络应运而生.而三维路由算法决定了每个数据包在传输时所要经历的路径,以及数据包是否能正确地传送到目的地址,是三维片上网络研究的关键技术之一.本文从是否考虑网络流量和拥塞状况的角度,将三维路由算法分为无关路由算法和自适应路由算法,并对目前已提出的三维路由算法的性能进行分析与综述,指出了三维片上网络路由算法的研究方向. Three-dimensional Integrated Circuit (3D IC) is envisaged as the future for IC evolution and 3D Network-on-Chip has been proposed to solve the interconnection issue for 3D Very Large Scale Integrated (VLSI). 3D routing algorithm as one of the key tech- nologies in the research of 3D Network-on-Chip is used to determine the transmission path of each packet, and whether the packet is correctly delivered to the destination address. The 3D routing algorithms have been categorized into two groups in this paper, i.e. ob- livious routing algorithms and adaptive routing algorithms, based on whether the network traffic and congestion situation are consid- ered. This paper also analyzes and summarizes the performance of various currently-existing 3D routing algorithms, and presents the new development trend of the research in the routing algorithms for 3D Networks-on-Chip.
出处 《小型微型计算机系统》 CSCD 北大核心 2014年第8期1816-1821,共6页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(61272006)资助
关键词 三维片上网络 路由算法 性能分析 自适应路由算法 无关路由算法 three dimensional Network-on-Chip ( 3D NoC) routing algorithm performance analysis adaptive routing algorithm oblivious routing algorithm
  • 相关文献

参考文献1

二级参考文献17

  • 1Bryan Black, Murali Annavaram, Ned Brekelbaum, et al. Die stacking (3D) microarchitecture[ A]. IEEE/ACM International Symposium on Microarchitecture 2006 [ C ]. America: wr 2006.469 - 479.
  • 2G M Chiu. The odd-even ann model for adaptive muting[ J]. Transaction on Parallel and Distributed Systems,2000,11 (7) :729 - 738.
  • 3Khan,M A, et al. Quadrant-Based XYZ dimension order rout- ing algorithm for 3-D asymmetric torus routing chip[ A]. Inter- national Conference on Networks and Computer Communica- tions (ETNCC) 2011[C] .India:lEEE,2011.121 - 124.
  • 4I.aft W, Lattard D, Jermya A. An efficient hierarchical router for large 3D NoCs[ A] .21st 1EEE International Symposium on Rapid System Prototypin (RSP) 2010[ C]. America: II,F,F,, 2010.1 - 5.
  • 5Holcomb D, Brady B, Seshia S. Abstraction-based performance verification of NoCs A]. 48th ACM/EDAC/IE'.I. Design Au- tomation Conference (DAC) 2011 [ C ]. America: IEEE,[ 2011. 492 - 497.
  • 6Viswanathan N, Paramasivam K, Somasundaram K. Perfor- mance analysis of cluster based 3D routing algorithms for NoC I A]. IE-T,I, Recent Advances in Intelligent Computational Sys- tems (RAICS) 2011[C]. India: lEl 2011.157 - 162.
  • 7Rusu C, et al. Message muting in 3D networks-on-chip[ A ]. NORCHIP 2009[ C] .Norway: llqEE, 2009.1 - 4.
  • 8Shu-Yen Lin, Tzu-Chu Yin, Hao-Yu Wang, et al. Traffic-and thermal-aware muting for throttled three-dimensional net- workon-chip systems[A ]. International Symposium on VLSI Design Automation and Test (VLSI-DAT) 2011[ C]. Taiwan: IEEE,2011.1 - 4.
  • 9Rahmani A M,Lalif K,Vaddina K R,et al. Power-efficient int ter-layer communication architectures for 3D NoC[ A. Computer Society Annual Symposium on VI_SI (ISVI_SI) 20111 [ C]. India: 11,1,1,, 2011.355 - 356. [.
  • 10Kodi A, Morris R, Ditomaso D, et al. Co-design of channel buffers and crossbar organizatiom in NoCs architectures[ A]. IP, PJACM International Conference on Computer-Aided De- sign(ICCAD) 2011 [ C]. America: , 2011.219 - 226.

共引文献8

同被引文献46

  • 1刘有耀,韩俊刚.超立方体双环互连网络及路由算法[J].计算机应用研究,2009,26(3):997-1000. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 4Sibai F N. A two-dimensional low-liameter scalable on-chipnetwork for interconnecting thousands of cores[J]. IEEE Transactionson Parallel and Distributes Systems, 2011, 23(2): 193-201.
  • 5Puthal M K, Singh V, Guar M S, et al. C-routing: an adaptivehierarchical NoC routing methodology[C] //Proceedings of the19th IEEE/IFIP International Conference on VLSI and System-on-Chip. Los Alamitos: IEEE Computer Society Press,2011: 392-397.
  • 6M Li, Zeng Q A, Jone W B. DyXY - a proximity congestionawaredeadlock-free dynamic routing method for network onchip[C] //Proceedings of the 43rd ACM/IEEE Design AutomationConference. Los Alamitos: IEEE Computer Society Press,2006: 849-852.
  • 7Singh J K, Swain A K, Reddy T N K, et al. Performance evalulationof different routing algorithms in network on chip[C]//Proceedings of IEEE Asia Pacific Conference on PostgraduateResearch in Microelectronics and Electronics. Los Alamitos:IEEE Computer Society Press, 2013: 180-185.
  • 8Tang M H, Wu C H. A case study of the odd-even turnmodel[C] //Proceedings of the 2nd IEEE International Conferenceon Consumer Electronics, Communication and Networks.Los Alamitos: IEEE Computer Society Press, 2012: 3005-3008.
  • 9Du G M, He J, Song Y K, el al. Comparison of NoC routingalgorithms based on packet-circuit switching[C] //Proceedingsof International Conference on Information Science and Technology.Los Alamitos: IEEE Computer Society Press, 2013:707-710.
  • 10Mehrizi H S, Zeinali E. Wormhole algorithm with load balancingmethod for fault-tolerance routing in mesh based NoCs[C]//Proceedings of Signal Processing: Algorithms, Architectures,Arrangements, and Applications. Los Alamitos: IEEE ComputerSociety Press, 2013: 354-359.

引证文献5

二级引证文献24

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部