期刊文献+

使用扩频时钟产生器降低峰值EMI辐射 被引量:1

下载PDF
导出
摘要 什么是EMI? 电磁干扰(EMI)是各种电场及磁场导致的有害发射,传输方式包括传导或辐射。产生的EMI量与电场及磁场变化的速率成正比。EMI最突出的滋生源头就是时钟等周期性的信号,因为大多数的能量尖峰集中在时钟频率。为什么限制EMI很重要?
作者 Raj Uppala
出处 《今日电子》 2014年第2期37-38,共2页 Electronic Products
  • 相关文献

同被引文献13

  • 1Cheng K,Hung C,Chang C. A 0. 77ps RMS jitter 6-GHz spread-spectrum clock generator using a compensated phaserotating technique [ J ]. IEEE Journal of Solid- State Circuits, 2011,46(5) :1198-1213.
  • 2Pareschi F,Setti G,Rovatti R. A 3-GHz serial ATA spreadspectrum clock generator employing a chaotic PAM modulation [ J]. IEEE Transactions on Circuits and Systems I: Regular Papers ,2010,57(10) :2577-2587.
  • 3Chen W T, Hsu J C, Lune H W, et al. A spread spectrum clock generator for SATA-II[ C]//Proc of IEEE international symposium on circuits and systems. E s. 1. ] :IEEE ,2005:2643 -2646.
  • 4Rhee W. Design of high-performance CMOS charge pumps in phase-locked loops [ C ]//Proc of IEEE international symposium on circuits and systems. Orlando, FL: IEEE, 1999 : 545 - 548.
  • 5Cheng S ,Tong H, Silva-Martinez J, et at. Design and analysis of an ultrahigh- speed glitchfree fully differential chargepump with minimum output current variation and accurate matching[J]. IEEE Transactions on Circuits and Systems II: Express Briefs,2006,53(9) :843-847.
  • 6Andreani P, Sjtoland H. Tail current noise suppression in RF CMOS VCOs[ J ]. IEEE Journal of Solid-State Circuits ,2002, 37(3) :342-348.
  • 7Wang X, Bakkaloglu B. Systematic design of supply regulated LC-tank voltage - controlled oscillators [ J ]. IEEE Transactions on Circuits and Systems I : Regular Papers I, 2008,55 (7) :1834-1844.
  • 8Berny A D,Niknejad A M,Meyer R G. A 1.8-GHz LCVCO with 1.3GHz tuning range and digital amplitude calibration [J]. IEEE Journal of Solid-State Circuits,2005,40(4) :909- 917.
  • 9Vaucher C S, Ferencic I, Locher M, et al. A family of lowpower truly modular programmable dividers in standard 0. 35- μm CMOS technology[ J]. IEEE Journal of Solid-State Circuits,2000,20(7) :1039-1045.
  • 10Nonis R, Palumbo E, Palestri P, et al. A design methodology for MOS currentmode logic frequency dividers [ J ]. IEEE Transactions on Circuits and Systems I: Regular Papers I, 2007,54(2) :245-254.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部