期刊文献+

基于连续页面合并以及缓存的硬件载入技术 被引量:1

Hardware loading technology based on consecutive page merging and caching
下载PDF
导出
摘要 提出了一种基于连续页面合并以及PTE基址缓存的硬件载入技术。对硬件载入改进有两种方法,分别是:合并Main TLB中物理页号、虚拟页号均连续的两个表项,扩大了Main TLB容量,降低TLB缺失率,减少硬件载入次数;缓存硬件载入过程中第一次查询页表得到的PTE基址,有相同PTE基址的虚拟页号将不需要进行第一次页表查询,节省了一半时间。 A hardware loading technology based on consecutive page merging and PTE base address caching is proposed in this paper. The improvement of hardware loading has two methods:Merge two table iterms whose VPN and PPN are both consecu-tive in Main TLB during hardware loading,which can expand the Main TLB’s capacity,reduce TLB missing rate and decrease hardware loading times;Cache the page table entry(PTE)base address getting from the first query to the page table. The VPNs whose PTE base addresses are the same will not need to access page table to get PTE base address,which can save half of the hardware loading time.
作者 党倩 杨婷
出处 《现代电子技术》 2014年第15期150-152,共3页 Modern Electronics Technique
关键词 旁路缓冲器 连续页面归并 页面回收 硬件载入 PTE基址缓存 TLB consecutive page merging page recycling hardware refill PTE base address caching
  • 相关文献

参考文献5

二级参考文献28

  • 1刘坤杰,游海亮,严晓浪,葛海通.面向嵌入式应用的内存管理单元设计[J].浙江大学学报(工学版),2007,41(7):1078-1082. 被引量:4
  • 2EKMAN M, DAHLGREN F, STENSTROM P. TLB and snoop ener- gy-reduction using virtual caches in low-power chip-multiprocessors [ C ]//Proe of the 2002 International Symposium on Low Power Electronics and Design. New York: ACM Press,2002:245-246.
  • 3SRIBALAN T, SANTHANM. Strong, ARM SAII0, a 160Mhz 32h 0. 5w CMOS ARM processor[ C]// Hot Chips 8: A Symposium on High-Performance Chips. 1996 : 119-130.
  • 4LEE J H, WEEMS C, KIMS D. Selective block buffering TLB system for embedded proccssom[ J]. IEEE Proceedings Computers and Digital Techniques ,2005,152(4) :507-516.
  • 5LEE J H, LEE J S, JEONG S W, etal. A banked-promotion TLB for high performance and low power[ C ]//Proc of International Conference on Computer Design. 2001:118-123.
  • 6MANNE S, KLAUSER A, GRUNWALD D, etal. Low power TLB design for high performance microprocessors[ R]. [ S. 1. ] : University of Colorado, 1997.
  • 7TALLURI M, HILL M D. Surpassing the TLB performance of superpagees with less operating system support [ C]//Proc of International Conference on Architectural Support for Programming Languages and Opolrating Systems -ASPLOS. San Jose, CA : ACM Press, 1994 : 171.
  • 8LEE J-H, JEONG S-W, KIM S-D, et al. A banked-promotion translation'lookaside buffer system [ J ]. Journal of Systems Architecture ,2002,47 ( 14-15 ) : 1065-1078.
  • 9JOUPPI N P. Imlamving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers [ C ]// Proc of the 17th ISCA. New York: ACM Press,1990:364-373.
  • 10CHOIJ H, LEE J H, PARK G H, et al. An advanced filtering TLB for low power coresumption[ C ]//Proe of the 14th Symposium on Computer Architecture and High Performance Computing. Washington DC: IEEE Computer Society,2002:93-99.

共引文献3

同被引文献3

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部