期刊文献+

在芯片可调低电压带隙基准源设计

Adjustable low-voltage bandgap reference on chip
下载PDF
导出
摘要 为高速双模预分频器提供所需的稳定的参考电平,提出了一种基于带隙基准核的在芯片可调低电压带隙基准源电路设计方法,通过在双极型晶体管的附近并联少量电阻,获得数值可调的、常温下具有零温度系数的低电压基准。讨论了运放的反馈环路、失调电压以及开环增益等各项因素对基准电压精度的影响,并给出了相关的分析公式。设计采用0.18μm数模混合CMOS工艺。仿真结果表明,电路的电源抑制比(PSRR)为-48dB,-40℃^+125℃温度变化范围内的温漂系数为8.3×10-6/℃。电路综合性能良好,能满足低温漂、高精度的设计要求。 With the development of CMOS process and wide application of low-voltage bandgap reference, the low-voltage bandgap reference design based on CMOS process has great practical significance.An ad-j ustable low-voltage bandgap reference based on bandgap core was presented in this paper,and an adj usta-ble output voltage with zero temperature coefficient at room temperature needed by the high speed dual-modulus divider could be realized by paralleling minimum number of resistors next to the bipolar tran-sistor.In addition,some influencing factors such as feedback loop,offset voltage and open-loop gain of OPA were discussed,and correlative analysis formulas given.The circuit is fabricated in 0.18μm standard CMOS process and simulation results show that the power supply rejection ratio (PSRR)is -48 dB,and that the temperature coefficient is 8.3×10-6/℃ in the temperature range from-40 ℃ to+125 ℃.Above data demonstrate that the circuit gains good comprehensive performance including low- temperature drift,high- precision and so on which can meet the demands of system design completely.
出处 《解放军理工大学学报(自然科学版)》 EI 北大核心 2014年第4期303-306,共4页 Journal of PLA University of Science and Technology(Natural Science Edition)
基金 国家短波通信工程研究中心开放课题基金资助项目(HF2013002)
关键词 带隙基准源 温漂系数 电源抑制比 反馈环路 失调电压 bandgap reference temperature coefficient feedback loop offset voltage
  • 相关文献

参考文献1

二级参考文献5

  • 1Xu Yong, Wang Zhigong, GuanYu, et al. Optimized design of a novel band-gap voltage reference[J]. Journal of Semiconductor, 2006, 27(12):2209-2213.
  • 2Khong-Meng Tham, Krishnaswamy Nagaraj. A low supply voltage high PSRR voltage reference in CMOS process[J]. IEEE Journal of Solid-state Circuits, 1995, 30(5):586-588.
  • 3Behzad Razavi. Design of Analog CMOS Integrated Circuits[M]. New York: The McGraw-Hill Companies, 2001 :384-390.
  • 4Andrea Boni. Member, IEEE, Op-amps and startup Circuits for CMOS band-gap references with near I-V supply[J]. IEEE Journal of Solid-state Circuits, 2002, 37(10): 1339-1342.
  • 5Banba H, Shiga H, Umezawa A, et al. A CMOS band-gap reference circuit with sub-I-V operation[J]. IEEE J Solld-state Circuits, 1999,34(5):670-673.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部