期刊文献+

自调整附加权动态仲裁算法 被引量:2

An Adaptive and Weighted Dynamic Arbitration Algorithm
下载PDF
导出
摘要 基于总线的SoC存在多模块对总线的抢占问题,仲裁机制可解决抢占引起的冲突和竞争,提高系统性能,为此提出一种自调整附加权动态仲裁算法.首先在每轮仲裁开始时预先判断工作环境,针对不同工作环境改进请求信号,判定工作重点是快速响应或复杂目的带宽分配;然后结合RR仲裁算法和FP仲裁算法的优势完成仲裁.在NINP模型下,采用65 nm CMOS工艺的Xilinx Virtex5进行验证的结果表明,与传统的仲裁算法相比,文中算法具有更好的带宽分配功能,避免了“饥饿”和“独占”现象,总线利用率提高了11.3%~56.3%;该算法逻辑简单,容易实现,能满足多种环境下基于总线的SoC应用. Arbitration mechanism can deal with contentions caused by the bus preemption of multiple masters in SoC, thus the performance of the system is improved. An adaptive and weighted dynamic arbitration algorithm is proposed. At the beginning of each arbitration cycle, the proposed arbitration algorithm cheeks working environment, then requests can be changed correspondingly to achieve quick response or complicated bandwidth allocation. Arbitration can be accomplished when combing the advantages of RR and FP arbitration algorithms. In NINP model, verifications are made on Xilinx Virtex5 with 65nm CMOS technology. The experimental results show that the proposed arbitration algorithm is better in bandwidth allocation and can avoid "starvation" and "monopolization" of buses in comparison with conventional arbitration algorithms. Furthermore, the bus utilization increases by 11. 35-56.3%. The proposed arbitration algorithm is simple in logic, easy to implement and suitable in various environments of SoC applications based on buses.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2014年第9期1494-1500,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60725415 61172030) 国家"八六三"高技术研究发展计划(2012AA012302)
关键词 仲裁算法 SOC RR仲裁 FP仲裁 arbitration algorithm SoC RR arbitration FP arbitration
  • 相关文献

参考文献16

  • 1孟海波,张志敏.基于传输时间精确预测的片上总线仲裁算法[J].计算机辅助设计与图形学学报,2008,20(7):830-837. 被引量:4
  • 2Shanthi D, Amutha R. Design of efficient on-chip communication architecture in MpSoC [C] //Proceedings of International Conference on Recent Trends in Information Technology. Los Alamitos: IEEE Computer Society Press, 2011: 364-369.
  • 3王良清,沈绪榜.PCI总线分组循环仲裁算法的实现[J].微电子学与计算机,2002,19(1):1-4. 被引量:11
  • 4Sekar K, Lahiri K, Raghunathan A, et al. Dynamically configurable bus topologies for high-performance on-chip communication [J]. IEEE Transactions on Very Large Scale Integration Systems, 2008, 16(10) : 1413-14,26.
  • 5Ugurdag H F, Temizkan F, Baskirt O, et al. Fast two-pick n2n round-robin arbiter circuit [J]. Electronics Letters, 2012, 48(13): 759-760.
  • 6Abdel Hafeez S, Harb S. A VLSI high-performance priority encoder using standard CMOS library [J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2006, 53(8): 597-601.
  • 7Dimitrakopoulos G, Chrysos N, Galanopoulos K. Fast arbiters for on-chip network switches [C] // Proceedings ofthe 26th IEEE International Conference on Computer Design. Los Alamitos: IEEE Computer Society Press, 2008:664-670.
  • 8Lahiri K, Raghunathan A, Lakshminarayana G. The LOTTERYBUS on-chip communication architecture [J]. IEEE Transactions on Very Large Scale Integration Systems, 2006, 14(6): 596-608.
  • 9Singh A K, Shrivastava A, Tomar G S. Design and implementation of high performance AHB reconfigurable arbiter for on chip bus architecture [C] // Proceedings of International Conference on Communication Systems and Network Technologies. Los Alamitos: IEEE Computer Society Press, 2011:455-459.
  • 10Xu Z H. The algorithm and application for the symmetrical routing [C] // Proceedings of International Conference on Transportation, Mechanical, and Electrical Engineering. Los Alamitos: IEEEComputer Society Press, 2011: 1508-1511.

二级参考文献22

  • 1Chang H, Cooke L, Hunt M, et al. Surviving the SoC revolution-a guide to platform-based design [M]. New York: Kluwer Academic Publishers, 1999
  • 2Yang M, Zheng S Q, Bhagyavati B, et al. Programmable weighted arbiters for constructing switch schedulers [C] //Proceedings of Workshop on High Performance Switching and Routing, Phoenix, 2004: 203-206
  • 3Conti M, Caldari M, Vece G B, et al. Performance analysis of different arbitration algorithms of the AMBA AHB bus [C] //Proceedings of Design Automation Conference, San Diego, 2004:618-621
  • 4Poletti F, Bertozzi D, Benini L, et al. Performance analysis of arbitration policies for SoC communication architectures [J]. Journal of Design Automation for Embedded Systems, 2003, 8:189-210
  • 5Lahiri K, Raghunathan A, Lakshiminarayan G. LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs [C]//Proceedings of Design Automation Conference, Las Vegas, 2001:15-20
  • 6Chen C H, Lee G W , Huang J D, et al. A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication [C]//Proceedings of Asia South Pacific Design Automation Conference, Yokohama, 2006:600-605
  • 7Zhang Y. Architecture and performance comparison of a statistic-based Lottery arbiter for shared bus on chip [C]// Proceedings of Asia South Pacific Design Automation Conference, Yokohama, 2004.. 1313-1316
  • 8Jun M, Bang K, Lee H J, et al. Slack-based bus arbitration scheme for soft real-time constrained embedded systems [C]//Proceedings of Asia South Pacific Design Automation Conference, Yokohama, 2007: 158-164
  • 9Dally W J. Virtual-channel flow control[A].Seattle,Washington,1990.60-68.
  • 10Daniel U B,Dally W J. Allocator implementations for network-on-chip routers[A].Portland,USA,2009.1-12.

共引文献17

同被引文献13

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部