期刊文献+

关于塑封VDMOS器件热点的研究

Research on hot spots of plastic package VDMOS devices
下载PDF
导出
摘要 功率VDMOS器件作为新一代高压大电流功率器件兼有双极晶体管和普通MOS器件的优点,广泛应用于各个领域。由于功率VDMOS的工作条件恶劣,在高温大电压的应用环境下失效概率较大。在所有的失效机制中,很大一部分是由于器件无法承受瞬间高压脉冲,致使器件芯片烧坏失效。表现出的是在芯片某处产生一明显的烧穿点即所谓的"热点"。这里主要介绍了塑封VDMOS器件进行单雪崩能量测试过程和实际应用中不良品产生热点的原因,从二次击穿的角度对其进行理论解释并提出一些改进措施。 As a new generation of high-voltage and high-current power devices,VDMOS devices have both advantages of bi-polar transistors and general MOS devices,and are widely used in various areas. The failure probability of VDMOS is bigger un-der the high temperature and high voltage application environment due to its bad working conditions. In all the failure mecha-nism,the device chips′ burnout is mainly caused by instantaneous high-voltage pulse,to which the device can't afford. It will produce an obvious burn-through point on a chip,which is so-called “hot spot”. The reason why the so-called “hot spots” appear on defective products in the process of single avalanche energy testing or practical application of VDMOS devices is described in this paper. The theoretical explanation is made in the view of the secondary breakdown. Some improving measures are put for-ward.
出处 《现代电子技术》 2014年第17期113-116,共4页 Modern Electronics Technique
基金 甘肃省重大科技专项(1203GKDE008) 甘肃省科技支撑计划-工业类项目(1204GKCA062)
关键词 功率晶体管 单雪崩能量测试 热点 失效分析 power transistor EAS test hot spot failure analysis
  • 相关文献

参考文献8

二级参考文献52

  • 1张鹏,陈亿裕.塑封器件失效机理及其快速评估技术研究[J].半导体技术,2006,31(9):676-679. 被引量:27
  • 2潘少辉,何伦文,汪礼康,张卫.VDMOS器件贴片工艺中气泡的形成机制与影响[J].半导体技术,2007,32(5):436-439. 被引量:4
  • 3刘萍,邹勉.破坏性物理分析技术初探[J].光电子技术,2007,27(2):139-142. 被引量:4
  • 4吉田弘之.电子元器件的故障原因及其对策[M].北京:中国标准出版社,2004.
  • 5TUMMALA R. Fundamentals of micro system packaging [M]. New York :McGraw-Hill,2001.
  • 6KATSIS D C, van WYK J D. Void-induced thermal impedance in power semiconductor modules: some transient temperature effects [J]. IEEE Trans on Industry Applications, 2003, 39 (5) : 1239-1246.
  • 7FLEISCHERA A S, CHANG L, JOHNSON B C. The effect of die attach voiding on the thermal resistance of chip level packages [J]. Microelectronics Reliability, 2006, 46 ( 5-6 ) : 794-804.
  • 8HE J, MORRIS W L, SHAW M C, et al. Reliability in large area die bonds and effects of thermal expansion mismatch and die size [J]. MAPS J, 1998,21 (3) :297-305.
  • 9YE H, LIN M H, BASARAN C. Failure modes and FEM analysis of power electronic packaging [J]. Finite Elements in Analysis and Design,2002,38(7) :601-612.
  • 10SHAMAS N Y A. Present problems of power module packaging technology [J]. Microelectronics Reliability, 2003, 43 (4):519-527.

共引文献63

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部