期刊文献+

FPGA教学中时序概念的教学与实验设计

Design of Theoretical and Experimental Teaching on FPGA Timing
下载PDF
导出
摘要 本文针对FPGA教学和程序设计中较难理解的时序问题,阐述了PLD电路设计中时序的相关概念并设计了相应的教学实验。本文在调研PLD教学现状的基础上,归类整理了与PLD设计中与时序相关的基本概念,并依托一个"4比特计数器时序分析"的基础实验设计,加深学生对这些概念的认识和理解。 In order to help the students better understanding the concepts of FPGA timing,the relevant concepts of timing in PLD circuit is discussed together with the appropriate experiments. The investigation of the available status of PLD teaching is introduced first. Then this paper made a classification of several basic concepts on Timing related to the PLD design. At last,a fundamental experiment to explore the FPGA timing by a 4-bit counter design experiment is presented,which can deepen students' understanding of these concepts.
作者 蒋健 汤勇明
出处 《电气电子教学学报》 2014年第3期83-86,共4页 Journal of Electrical and Electronic Education
关键词 FPGA 时序 实验设计 FPGA timing experimental design
  • 相关文献

参考文献5

二级参考文献8

共引文献32

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部