1McFarland G W. CMOS Technology Scaling and Its Impact on Cache Delay; [PhD thesis] [D]. Stanford University, 1997.
2Banakar R, Steinke S, Lee Bo-Sik, et al. Scratchpad Memory: Design Alternative for Cache on-Chip Memory in Embedded Systems[C]//Proc of the 10th Int'l Symp on Hardware/ Software Codesign, 2002.
3Mattson P R. A Programming System for the Imagine Media Processor: [Ph D thesis][D]. Stanford University, 2002.
4Basumallick S, Nilsen K. Cache Issues In Real-Time Systems, 1994.
5Pham D, Asano S, Bolliger M, et al. The Design and Implementation of a First-Generation Cell Processor[C]//Proc of ISSCC'05, 2005.
6Cuvillo J D, Zhu Weirong, Hu Ziang, et al. Fast: A Functionally Accurate Simulation Toolset for the Cyclops64 Cellular Architecture[C]//Proc of Mobs'05, 2005.
7Makino J, Hiraki K, Inaba M. Grape-dr: 2-Pflops Massively- Parallel Computer With 512-core, 512-gflops Processor Chips for Scientific Computing[C]//Proc of the 2007 ACM/IEEE Conf on Supercomputing, 2007.
8Hiser J D, Davidson J W. Embarc: An Eq-Cient Memory Bank Assignment Algorithm for Retargetable Compilers[C]//Proc of the 2004 ACM SIGPLAN/SIGBED Conf On Lan- guages, Compilers, and Tools for Embedded Systems, 2004.
9Panda P R, Dutt N D, Nicolau A. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications [C]//Proc of the 1997 European Conf on Design and Test, 1997.
10Sjodin J, Froderberg B, Thomas L. Allocation of Global Data Objects in On-Chip Ram[C]//Proc of Compiler and Architecture Support for Embedded Computing Systems, 1998.
