期刊文献+

一种用于并行电路仿真的电路划分算法 被引量:1

A circuit partitioning algorithm for parallel circuit simulation
原文传递
导出
摘要 结合递归的多级二路划分方法和迭代改进方法,提出一种用于并行电路仿真的电路划分算法.该算法第一阶段用递归的多级二路划分方法获取较好的初始解,第二阶段用迭代改进方法不断改进负载平衡和通信量目标.实验结果表明,相对于k路划分工具hMETIS-Kway,该算法可以获取更好的划分质量. In this paper, we present a partitioning algorithm for parallel circuit simulation based on the recursive multilevel bipartitioning method and the iterative improvement method. In the first phase, a recursive multilevel bipartitioning method is designed to obtain an excellent initial solution. Then, in the second phase, an iterative improvement algorithm is proposed to further optimize the load balance and network communication. Experimental results show that the proposed algorithm can yields results better than those of the k way partitioning tool hMETIS - Kway.
出处 《福州大学学报(自然科学版)》 CAS CSCD 北大核心 2014年第4期531-536,共6页 Journal of Fuzhou University(Natural Science Edition)
基金 国家自然科学基金资助项目(61170308)
关键词 并行电路仿真 电路划分 负载平衡 parallel circuit simulation circuit partitioning load balance
  • 相关文献

参考文献13

  • 1Li XS, Demmel J W. SuperLU DIST: a scalable distributed -memory sparse direct solver for unsymmetric linear systems [ J ]. ACM Transactions on Mathematical Software, 2003, 29 (2) : 110 - 140.
  • 2余磊,刘志勇,宋风龙,叶笑春.LU分解在众核结构仿真器上的指令级调度研究[J].系统仿真学报,2011,23(12):2603-2610. 被引量:5
  • 3Zhu Y, Wang B, Deng Y. Massively parallel logic simulation with GPUs [ J ]. ACM Transactions on Design Automation of Elec- tronic Systems, 2011, 16(3) : 1 -20.
  • 4Chen X, Wang Y, Yang H. Parallel circuit simulation on muhi/many - core systems [ C ]//IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW). Washington: IEEE Press, 2012:2 530 -2 533.
  • 5Ren L, Chen X, Wang Y, et al. Sparse LU factorization for parallel circuit simulation on GPU [ C ]//Proceedings of the 49th Annual Design Automation Conference. New York: ACM Press, 2012:1 125 -1 130.
  • 6Ye X, Dong W, Li P, et al. Hierarchical multi - algorithm parallel circuit simulation [ J ]. IEEE Transactions on Computer - Ai- ded Design of Integrated Circuits and Systems, 2011, 30( 1 ) : 45 -58.
  • 7Chen X, Wang Y, Yu H. An EScheduler - based data dependence analysis and task scheduling for parallel circuit simulation [ J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2011, 58 (10): 702 -706.
  • 8Meraji S, Tropper C. Optimizing techniques for parallel digital logic simulation [J ]. IEEE Transactions on Parallel and Distribu- ted Systems, 2012, 23(6): 1 135 -1 146.
  • 9Nagel L W. SPICE 2: a computer program to stimulate semiconductor circuits [ D ]. Berkeley: University of California, 1975.
  • 10Fiduccia C M, Manheyses R M. A linear time heuristic for improving network partitions[ C ]//Proceedings of 19th IEEE De- sign Automation Conference. Washington: IEEE Press, 1982:175 -181.

二级参考文献25

  • 1王志刚,李曦,周学海,余洁.可重定向的定制指令集处理器(ASIP)仿真技术研究[J].系统仿真学报,2007,19(6):1249-1255. 被引量:1
  • 2Bousias K, Hasasneh N, Jesshope C. Instruction Level Parallelism through Microthreading~A Scalable Approach to Chip Multiprocessors [J]. The Computer Journal (S0010-4620), 2006, 49(2): 211-233.
  • 3Chang M, Lai F. Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme [J]. IEEE Transactions on Computers (S0018-9340), 1996, 45(3): 278-293.
  • 4Zhong H, Mehrara M. Uncovering Hidden Loop Level Parallelism in Sequential Applications [C]//The 14th International Symposium on High-Performance Computer Architecture (HPCA) (S1530-0897), Salt Lake City, USA. USA: IEEE Press, 2008: 290-301.
  • 5Gschwind M. The Cell Broadband Engine: Exploiting multiple levels of parallelism in a chip multiprocessor [J]. International Journal of Parallel Programming (S0885-7458), 2007, 35(3): 233-262.
  • 6Yu A. The future of microprocessors [J]. IEEE Micro (S0272-1732), 1996, 16(6): 46-53.
  • 7Asanovic K, Bodik R, Catanzaro B C. The Landscape of Parallel Computing Research: A View from Berkeley [EB/OL]. (2006-12-18) [2009-12-03]. www.eecs.berkeley, edu/Pubs/TechRpts/2006/EECS- 2006- 183. html.
  • 8Woo S C, Ohara M, Torrie E, et al. The SPLASH-2 Programs: Characterization and Methodological Considerations [C]// Proceedings of the 22nd International Symposium on Computer Architecture (S1063-6897), Santa Margherita Ligure, Italy. USA: IEEE Press, June 1995: 24-36.
  • 9Venetis I E, Gao G R. Optimizing the LU Benchmark for the Cyclops-64 Architecture [R]. USA: CAPSL Technical Memo 75, University o f Delaware, 2007:3 - 10.
  • 10Petitet A, Whaley R C, Dongarra J, et al. HPL - A Portable Implementation of the High-Performance Linpack Benchmark for Distributed-Memory Computers [EB/OL]. (2008-9-10) [2009-12-03]. http://www.netlib.org/benchmark/hpl.

共引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部