期刊文献+

3D NoC测试规划研究与实现 被引量:1

Research on and Implementation of Test Scheduling for 3D NoC
下载PDF
导出
摘要 针对3D NoC资源内核的测试,采用NoC重用测试访问机制和XYZ路由方式,建立功耗模型,并通过云进化算法将IP核的测试数据划分到各TAM上进行并行测试,从而降低了测试时间。实验以ITC 02标准电路作为测试对象,其结果表明,文中方法可以有效地减少测试时间,提高了测试效率。 With the development of the integrated circuit to multi-core technology and 3D integrated,the 3D NoC(Three Dimensional Network-on-Chip,3D NoC) test problem is becoming increasingly obvious. This paper,using the NoC reuse test access mechanism and XYZ routing,establishes a power model,allocates the test data of IP core to each TAM by the cloud evolutionary algorithm to complete the test scheduling of 3D NoC resources cores,and then takes parallel testing to reduce the total test time. With ITC’02 test circuit as the simulation object,an experiment is done,which shows that this method can reduce the total test time and improve the test efficiency.
作者 尹芝
出处 《电子科技》 2014年第10期91-94,101,共5页 Electronic Science and Technology
关键词 三维片上网络 并行测试 功耗约束 云进化算法 3D NoC parallel test constraints of power consumption cloud evolution algorithm
  • 相关文献

参考文献12

  • 1TOPOL A W,TULIPE DCLA,SHI L,et al,TULIPE D C LA, SHI L, et al. Three- dimensional integrated circuits [J]. IBM Journal of Research and Development, 2006,50 ( 4 ) : 491 - 506.
  • 2RAHMANI A M, LATIF K, LILJEBERG P, et al, Research and practices on 3D networks- on- chip archirectures [ C ]. Proceeding of Norchip,2010 : 1 - 6.
  • 3JIANG Peng, YAO Lei, HAO Yue. Through - silicon via (TSV) capacitance modeling for 3D NoC energy consump- tion estimation [ C ]. IEEE International Conference on Solid -State and Integrated Circuit Technology (ICSICT),2010 10: ,2010:815 - 817.
  • 4XIN Jing,Takahiro Watanabe. An efficient 3D NoC synthesis using genetic algorithms [C]. TENCON 2010 -2010 IEEE Region 10 Conference ,2010 : 1207 - 1212.
  • 5许川佩,李素娟.基于云量子进化算法的NoC资源内核测试优化研究[J].微电子学与计算机,2013,30(12):117-120. 被引量:5
  • 6欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[C].合肥:第六届中国测试学术会议,2010:332-336.
  • 7COTA E, ZEFERINO C, KREUTZ M, et al. The impact of NoC reuse on the testing of core - based systems [ C ]. VLSI Test Symposium ,2003 : 128 - 133.
  • 8LIU Chunsheng, ERIKA C, HAMID S, et al. Test scheduling for Network - on - Chip with BIST and precedence constraints [ C ]. International Test Conference ,2004 : 1369 - 1378.
  • 9侯绪彬.基于云进化算法的NoC测试规划[J].电子科技,2013,26(9):1-3. 被引量:2
  • 10张光卫,何锐,刘禹,李德毅,陈桂生.基于云模型的进化算法[J].计算机学报,2008,31(7):1082-1091. 被引量:127

二级参考文献37

共引文献508

同被引文献27

引证文献1

二级引证文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部