期刊文献+

一种互补式LVTSCR的CMOS芯片ESD保护方法

ESD Protection Method of CMOS Chips Based on LVTSCR
下载PDF
导出
摘要 为实现对CMOS芯片进行ESD防护提出了一种互补式LVTSCR结构,给出了该结构横切面电路模型以及等效电路,分析了工作原理及可行性,并与现有的ESD保护结构进行对比分析,采用ISE-TCAD工具进行仿真实验.结果表明:该结构具有占用面积小,单位面积防护效率高的特性,可有效降低成本. This paper presents a new type of complementary LVTSCR structure for ESD protection of CMOS chips. It describes the circuit model of the transverse section and the equivalent circuit,and then analyzes the working principles. It proves the feasibility of the structure and compares it with the existing ESD protection structure. ISE-TCAD tools are used for the simulation experiments,which shows that the structure occupies smaller area and has a high protection efficiency per unit area.
作者 申莎莎
出处 《北华大学学报(自然科学版)》 CAS 2014年第5期697-700,共4页 Journal of Beihua University(Natural Science)
关键词 ESD保护 可控硅 CMOS集成电路 LVTSCR ESD protection SCR CMOS Ics LVTSCR
  • 相关文献

参考文献13

  • 1Hsu S F, Ker M D. Transient-induced Latch up Dependence on Power-pin Damping Frequency and Damping Factor in CMOS Integrated Circuits [ J ]. IEEE Transactions on Electron Devices,2007,54 ( 8 ) : 2002-2010.
  • 2Ker M D, Hsu S E. Physical Mechanism and Device Simulation on Transient-induce Latch up in CMOS ICs under System-level ESD Test [ J ]. IEEE Transactions on Electron Devices,2005,52 ( 8 ) : 1821 - 1831.
  • 3Ker M D,Chang H H. A Gate-coupled PTLSCR/NTLSCR ESD Protection Circuit for Deep-submieron Low Voltage CMOS IC' s[J]. IEEE Journal of Solid-State Circuits, 1997,32( 1 ) :38-51.
  • 4Ker M D,Wu C Y,Chang H H. Complementary-LVTSCR ESD Protection Circuit for Submieron CMOS VLSI/ULSI [ J ]. IEEE Transaction on Electron Device, 1996,43 (4) : 588-598.
  • 5Ker M D, Hsu kC. Native-NMOS-Triggered SCR with Faster Turn-on Speed for Effective ESD Protection in a 0.13-urn CMOS Process [ J ]. IEEE Transaction on Device and Materials Reliability ,2005,5 (3) :543-554.
  • 6Ker M D. Lateral SCR Devices with Low-voltage High-current Triggering Characteristics for Output ESD Protection in Submicron CMOS Technology [ J]. IEEE Transactions on Electron Devices, 1998,45 (4) :849-860.
  • 7T Nikolaidis, C Papadas. SCR ESD Protection with Reduced Trigger Voltage [ J ]. Electronics Letters, 2003,39 ( 7 ) :608-609.
  • 8T Nikolaidis, C Papadas. A Novel SCR ESD Protection for Triple well CMOS Technologies [ J ]. IEEE Electron Device Letters, 2001,22(4) : 185-187.
  • 9Wang A Z H,Feng H G,Zhan R,et al. A Review on RF ESD Protection Design[ J ]. IEEE Transaction on Electron Devices, 2005,52 (7) : 1304-1311.
  • 10Liu Z, Wj Liou J J, Jim V. Novel Silicon-Controlled Rectifier (SCR)for High-voltage Electrostatic Discharge (ESD) Applications [ J ]. IEEE Electron Device Letters, 2008,29 ( 7 ) : 753-755.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部