期刊文献+

一种基于Mesh结构的新型层次化片上网络拓扑结构 被引量:7

A Novel Mesh-based Hierarchical Topology for Network-on-Chip
下载PDF
导出
摘要 针对片上网络(NoC)较远距离节点路由跳数较大导致的网络功耗和面积过大问题,该文通过分析Mesh和集中式Mesh(CMesh)结构特性,提出一种基于Mesh的新型层次化CHMesh结构。该结构分两层,底层以Mesh方式互连,并划分为多个路由区域,以保证邻近节点的通信需求,上层以CHMesh方式通过中间节点将底层各个区域进行互连,以降低网络直径。设计了针对性最短路径CHXY路由算法,该算法复杂度低,能够避免死锁。性能分析和仿真实验表明,在非均匀流量模式下,CHMesh结构的吞吐量比传统Mesh和Ref-Mesh分别提高约60%和10%,在较大规模片上网络中更有优势。 As the number of modules in System-on-Chip (SoC) increases, the topology is more likely to suffer from excessive end-to-end hop-counts, causing an increase of power consumption and area overhead. Concerning this issue, a novel Mesh-based Hierarchical topology called CHMesh is proposed, which is divided into two levels. The bottom level is interconnected with Mesh and divided into several regions, so as to guarantee communications of adjacent nodes, and the upper level employs intermediate nodes to promote the interconnection among different bottom routing regions with CMesh, so as to decrease the network diameter. Correspondingly, this article elaborates on a shortest-path CHXY routing algorithm, which has a low complexity and can realize deadlock avoidance. Performance analysis and experimental results demonstrate that, compared with traditional Mesh and Ref-Mesh, the CHMesh can increase the average throughput by about 60% and 10% respectively under non-uniform traffic patterns, presenting more advantages on large-scale NoC.
出处 《电子与信息学报》 EI CSCD 北大核心 2014年第10期2536-2540,共5页 Journal of Electronics & Information Technology
基金 国家"863"计划项目(2009AA012201) 河南省自然科学基金(122300413201)资助课题
关键词 片上网络 层次化 流量模式 网络直径 Network-on-Chip (NoC) Hierarchical Traffic pattern Network diameter
  • 相关文献

参考文献16

  • 1Xiang D and Zhang Y. Cost-effective power-aware core testing in NoCs based on a new unicast-based multicast scheme[J] IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(1): 135-147.
  • 2Marculescu R, Ogras U Y, Shiuan P L, et al.. Outstanding research problem in NoC design: system, micro-architecture, and circuit perspectives[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuit and System, 2009, 28(1): 3-21.
  • 3Taylor M B, Lee W, Miller J, et al.. Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ILP and streams[C]. Proceedings of the 31st Annual International Symposium on Computer Architecture, Munich, 2004: 2-13.
  • 4Feero B and Pande P. Performance eMuation for three-dimensionM networks-on-chip[C]. IEEE Computer Society Annum Symposium on VLSI, Porto Alegre, 2007: 305-310.
  • 5Chiu Ge-ming. The odd-even turn model for adaptive routing[J]. IEEE Transactions on Parallel and Distributed Systems, 2000, 11(7): 729-738.
  • 6Balfour J and Dally W J. Design trm:leoffs for tiled CMP on-chip networks[C]. 20th Annual International Conference on Supercomputing, New York, 2006: 187-198.
  • 7Samia Loucif. Performance evaluation of hierarchical-torus NoC[C]. 27th International Conference on AdvancedInformation Networking and Applications Workshops, Barcelona, 2013: 837-842.
  • 8Kim J, Balfour J, and Dally W. Flattened butterfly topology for on-chip networks[C]. Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, Chicago, 2007: 172-182.
  • 9朱晓静,胡伟武,马可,章隆兵.Xmesh:一个mesh-like片上网络拓扑结构[J].软件学报,2007,18(9):2194-2204. 被引量:17
  • 10Penaranda R, Gomez C, et al.. A new family of hybrid topologies for large-scale interconnection networks[C], llth IEEE International Symposimn on Network Computing and Applications, Cambridge, MA, 2012: 220-227.

二级参考文献19

  • 1Das D,De M,Sinha BP.A new network topology with multiple meshes.IEEE Trans.on Computers,1999.536-551.
  • 2Mejia1 A,Flich1 J,Duato1 J,Reinemo S-A,Skeie T.Segment-Based routing:An efficient fault-tolerant routing algorithm for meshes and Tori.In:Proc.of the IEEE Int'l Parallel & Distributed Processing Symp.2006.http://ieeexplore.ieee.org/xpls/ abs_all.jsp?arnumber=1639341
  • 3Decayeux C,Seme D.3D hexagonal network:Modeling,topological properties,addressing scheme,and optimal routing algorithm.IEEE Trans.on Parallel and Distributed Systems,2005.http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1490517
  • 4Bononi L,Concer N.Simulation and analysis of network on chip architectures:Ring,spidergon and 2D mesh.In:Proc.of the Design,Automation and Test in Europe.2006.http://portal.acm.org/citation.cfm?doid=1131355.1131388
  • 5Dally J,Towles B.Principles and Practices of Interconnection Network.Morgan Kaufmann Publishers,2003.
  • 6Shen Z.Average diameter of network structures and its estimation.In:Proc.of the 1998 ACM Symp.on Applied Computing.1998.593-597.http://portal.acm.org/citation.cfm?id=330560.330973
  • 7http://www.princeton.edu/~lshang/popnet.html
  • 8Kalla R,Sinharoy B,Tendler JM.IBM power5 chip:A dual-core multithreaded processor.IEEE Micro,2004,24(2):40-47.
  • 9Kevin K.Best servers of 2004:Where multicore is the norm.MicroProcessor Report,2005.
  • 10Kongetira P,Aingaran K,Olukotun K.Niagara:A 32-way multithreaded sparc processor.IEEE Micro,2005,25(2):21-29.

共引文献16

同被引文献45

  • 1Wilson L.International technology roadmap for semiconductors[EB/OL].(2014-04)[2014-09].http://www.itrs.net/.
  • 2Kim J,Choi Kiyoung,Loh G.Exploiting new interconnect technologies in on-chip communication[J].IEEE Journal on Emerging and Selected Topics in Circuits and Systems,2012,2(2):124-136.
  • 3Marinissen E J.Challenges and emerging solutions in testing TSV-based 2 1/2D-and 3D-stacked ICs[C] //Proc of Conference on Design,Automation and Test in Europe.[S.l.] :EDA Consortium,2012:1277-1282.
  • 4Baldour J,Dally W J.Design tradeoffs for tiled CMP on-chip networks[C] //Proc of the 20th Annual International Conference on Supercomputing.[S.l.] :ACM Press,2006:187-198.
  • 5Carrillo S,Harkin J,McDaid L J,et al.Hierarchical network-on-chip and traffic compression for spiking neural network implementations[C] //Proc of the 6th International Symposium on Networks on Chip.[S.l.] :IEEE Press,2012:83-90.
  • 6Jeang Y L,Wey T,Wang H Y,et al.Mesh-tree architecture for network-on-chip design[C] //Proc of the 2nd International Conference on Innovative Computing,Information and Control.2007:262.
  • 7Winter M,Prusseit S,Gerhard P F.Hierarchical routing architectures in clustered 2D-Mesh networks-on-chip[C] //Proc of International SoC Design Conference.2010:388-391.
  • 8Glass C J,Ni L M.The turn model for adaptive routing[J].Journal of the ACM (JACM),1994,41(5):874-902.
  • 9Kahng A B,Li Bin,Peh L S,et al.ORION 2.0:a fast and accurate NoC power and area model for early-stage design space exploration[C] //Proc of the Conference on Design,Automation and Test in Europe.[S.l.] :European Design and Automation Association,2009:423-428.
  • 10Yaniv B I,Zahavi E,Cidon I.HNOCS:modular open-source simulator for heterogeneous NoCs[C] //Proc of International Conference on Embedded Computer Systems.2012:51-57.

引证文献7

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部