期刊文献+

一种面向嵌入式软件体系结构的形式化建模方法 被引量:7

A Formal Modeling Method for Embedded Software Architecture
下载PDF
导出
摘要 为了解决MARTE(Modeling and Analysis of Real Time and Embedded systems)在建立嵌入式软件模型时不够精确的问题,结合Object-Z和PTA(Probabilistic Timed Automation)的优点,本文提出了一种集成的形式化建模方法——PTA-OZ.该方法不仅能够对嵌入式软件模型的静态语义和动态语义进行精确描述,而且通过模型转换规则,能够将MARTE模型转换为PTA-OZ模型.并对模型转换的语义一致性进行了验证,证明本文方法在转换过程能够保持结构语义和行为语义的一致性.最后通过实例模型描述从嵌入式软件建模到属性检验的过程. MARTE is utilized for embedded software modeling. However,it could not provide powerful methods for rigor- ously analyzing the correctness of software systems. This paper introduces the PTA-OZ, which combines the specification language Object-Z with the probabilistic processes PTA. It can provide accurate descriptions for both static and dynamic semantics of embed- ded software models. Additionally, we propose the model transformation rules for converting MARTE models to FFA-OZ models. We verify the semantics preservation in model transformation, proving that the model transformation rules can keep both the struc- tural and behavioral consistency of software. A practical case is demonstrated throughout the processes of software modeling and property verification.
出处 《电子学报》 EI CAS CSCD 北大核心 2014年第8期1515-1521,共7页 Acta Electronica Sinica
基金 国家自然科学基金青年科学基金(No.61202351) 国家博士后基金(No.2011M500124) 江苏省普通高校研究生科研创新计划(No.CXLX12-0161) 南京航空航天大学基本科研业务费(No.NS2012133)
关键词 集成模型 模型转换 概率时间自动机 语义一致性 integrating model model transformation probabilisfic timed automation semantic consistency
  • 相关文献

参考文献24

  • 1Mallet F,André C.On the semantics of UML/MARTE clock constraints[A].IEEE International Symposium on Object/ Component/Service-Oriented Real-Time Distributed Computing[C].Tokyo:IEEE Computer Society,2009.305-312.
  • 2André C,Mallet F.Specification and verification of time requirernents with CCSL and Esterel[J].ACM SIGPLAN Notices.2009,44(7):167-176.
  • 3于苏东,刘雷波,尹首一,魏少军.嵌入式粗颗粒度可重构处理器的软硬件协同设计流程[J].电子学报,2009,37(5):1136-1140. 被引量:11
  • 4Mallet F.Clock constraint specification language:specifying clock constraints with UML/MARTE[J].Innovations in Systems and Software Engineering.2008,4(3):309-314.
  • 5Mallet F,De Simone R.MARTE:A profile for RTE systems modeling,analysis and simulation[A].Proceedings of the 1st International Conference on Simulation Tools and Tochniques for Communications,Networks and Systems & Workshops[C].Marseille:ACM Press,2008.1-8.
  • 6Woodcock J,Larsen P G,Bicarregui J,et al.Formal methods:Practice and experience[J].ACM Computing Surveys,2009,41 (4):1-40.
  • 7Quadri I R,Gamatié A,Boulet P,et al.Expressing embedded systems configurations at high abstraction levels with UML MARTE profile:advantages,limitations and alternatives[J].Journal of Systems Architecture.2012,58(5):178-194.
  • 8Didier A,Farias A,Mota A.Checking Z data refinements using traces refinement[A].Proceedings of the Eleventh Brazilian Symposium on Formal Methods[C].Amsterdam:Elsevier,2009.129-148.
  • 9Derrick J,North S,Simons A J H.Z2SAL-Building a Model Chocker for Z[A].Abstract State Machines,B and Z[C].Berlin:Springer-Verlag,2008.280-293.
  • 10Rasch H,Wehrheim H.Checking consistency in UML diagrams:classes and state machines[A].Formal Methods for open,Object-based Distributed Systems[C].Berlin:SpringerVerlag,2003.229-243.

二级参考文献46

  • 1李书浩,王戟,齐治昌,董威.一种面向性质的实时系统测试方法[J].电子学报,2005,33(5):827-834. 被引量:2
  • 2陈伟,薛云志,赵琛,李明树.一种基于时间自动机的实时系统测试方法[J].软件学报,2007,18(1):62-73. 被引量:14
  • 3R Hartenstein.A decade of reconfigurable computing:A visionary retrospective[A].2001,Design,Automation and Test in Europe Conference and Exposition(DATE 2001)[C].Munich,Germany:IEEE Press Piscataway,NJ,USA,2001.642-649.
  • 4S Vassiliadis,S Wong,G N Gaydadjiev,K L M.Berteis,G K Kuzmanov,E Moscu Panainte.The molen polymorphic processor[J].IEEE Transactions on Computers:2004,53(11):1363-1375.
  • 5H Singh,et al.MorphoSys:An integrated reconfigurable system for data-pardllel and computation-intensive applications[J].IEEE Trans.Computers,2000,49(5):465-481.
  • 6S C Goldstein,et al.PipeRench:A reconfigurable architecture and Compiler[J].Computer,2000,33(4):70-77.
  • 7Bingfeng Mei,et al.Exploiting loop-level parallelism on coarsegrained reconfigurable architectures using modulo scheduling[A].2003 Design,Automation and Test in Europe Conference and Exposition(DATE 2003)[C].Munich,Germany:IEEE Computer Society,2003.10296.
  • 8Y Li,T Callahan,E Darnell,R Hart,U Kurkure,J Stockwoo.Hardware-software co-design of embedded reconfigurable architectures[A].Proceedings,37th Design Automation Conferencc(DAC 2000)[C].Los Angeles,California,United States:ACM New York,NY,USA,2000.507-512.
  • 9IMPACT research group[Z].University of Illinois,at UrbanaChampaign.http://www.crhc.uiuc.edu/IMPACT/,1989-2008.
  • 10Kiran Bondalapati.Pardllelizing DSP nested loops on reconfigurable architectures using data context switching[A].38th DAC[C].Las Vegas,Nevada,United States:ACM New York,NY,USA,2001.273-276.

共引文献27

同被引文献62

引证文献7

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部