期刊文献+

一种改进的(2,1,7)Viterbi译码器设计方法 被引量:1

A Modified Design Method of (2,1,7)Viterbi Decoder
下载PDF
导出
摘要 (2,1,7)卷积码已成为商业卫星通信系统中的标准编码方法,但译码器的译码速度和硬件资源消耗一直是制约问题。提出了一种改进的设计方法,采用步进式归一化的路径度量值、全并行ACS结构和回溯法,并在软件设计中对幸存路径存储和输出单元(SMU and OUT)做较大改进,减少对RAM的读写次数。该方法提高了译码速度并降低了功耗,通过ModelSim10.0c仿真证明了该方法在译码性能上的优越性。 (2,1,7) convolutional code has been the standard encoding method in the system of business satellite communication,but decoder's decoding speed and hardware resources' application are the restrict problems. This paper proposed a modified method of Viterbi decoder for the purpose of resolving them. There are three important parts in this paper as follow:The path metric values(calculated through the way of normalization of step by step); completely parallel structure of ACS; backtracking; the method makes great improvement in software design with regard to SMU and OUT units,and then it will decrease the number of times of reading and writing RAM. The method increases decoder speed and decreases power dissipation,the analysis on simulation result of ModelSim proves that the method has great superiority in decoding performance.
出处 《西南科技大学学报》 CAS 2014年第3期59-63,共5页 Journal of Southwest University of Science and Technology
基金 国防基础科研计划资助项目(B31201330002)
关键词 VITERBI译码 归一化 ACS 回溯法 SMU Viterbi decoder Normalization of step by step ACS Backtracking SMU
  • 相关文献

参考文献7

二级参考文献29

  • 1王新梅,肖国政.纠错码-原理与方法[M].西安电子科技大学出版社,2001.445.
  • 2G David Forney Jr.Generalized minimum-distance decoding of Euclidean-space codes and lattices[J].IEEE Trnsactions on Infirmation Theory,1996,42(6):1992-2026.
  • 3Hui Ling Lou.Implementing the Viterbi algorithm[J].IEEE Signal Processing Magazine,1995-12.42-52.
  • 4Sparso J,Jorgensen H N,Paaske E.An area-efficient topology for VLSI implementation of Viterbi decoders and other shuffle-exchange type structures[J].IEEE Journal of Slid-State Circuits,1991,26(2):90-97.
  • 5Andries P Hekstra.An alternative to metric rescaling in Viterbi decoders[J].IEEE Tramsaxtions on Communications,1989,37(11):1220-1222.
  • 6Shung C B,Siegel P H,Ungerboeck G.VLSI architectures for metric normalization in the Viterbi algorithm[C].ICC'90,Including Supercomm Technical Sessions.1990,1723-1728.
  • 7Singh P K,Jayasimha S.A low-complexity,reduced-power Viterbi Algorithm[A].VLSI Design,Proceedings.Twelfth International Conference on[C].1999,61-66.
  • 8Mark A Anders,Sanu K.Mathew,Steven K.Hsu.A 1.9 Gbs 358 mW 1 6-256 State Reconfigurable Viterbi Accelerator in 90 nm CMOS[J].IEEE Journal of Solid-State Circuits,2008,43(1).214-222.
  • 9Gennady Feygin,Patrick G Gulak.A multiprocessor architecture for Viterbi decoders with linear speedup[J].IEEE Transactions on Signal Processing,1993,41(9):2907-2917.
  • 10Michael horwitz,Robin Braun.A generalised design technique for traceback survivor memory management in Viterbi decoders[C].Communications and Signal Processing,1997,63-68..

共引文献8

同被引文献18

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部