期刊文献+

数字Dithering的FPGA实现

The FPGA Implementation of Digital Dithering
下载PDF
导出
摘要 Dithering是抑制模数转换器ADC量化噪声的重要方法,从数字Dithering量化定理出发,实现了数字Dithering的FPGA过程,对关键设计点给出了详尽的阐述,仿真结果也论证了Dithering对ADC性能的提升有积极的作用,为Dithering算法在实际的应用中起到一定的参考和借鉴作用。 Dithering is an important method to restrain quantization noise of the analog-to-digital converter ADC,from the digital Dithering quantization theorem,the process of FPGA about digital Dithering in ADC is realized,and a detailed description about the key design point is given.Then the simulation results also demonstrate that Dithering has a positive effect to the performance of the ADC,which provides some certain reference and mirror value for the Dithering algorithm in actual application.
出处 《四川理工学院学报(自然科学版)》 CAS 2014年第5期53-57,共5页 Journal of Sichuan University of Science & Engineering(Natural Science Edition)
基金 人工智能四川省重点实验室基金项目(2012RYJ05 2011RZY01) 四川省属高校科研创新团队建设计划基金项目(13TD0017)
关键词 数字Dithering 模数转换器 FPGA实现 量化噪声 digital Dithering analog-to-digital converter FPGA implementation quantization noise
  • 相关文献

参考文献9

  • 1Shu Y S,Song B S.A 15-bit linear 20-MS/s pipelined ADC digitally calibrated with signal-dependent Dithering[J].IEEE Journal of Solid-State Circuits,2008,43(2):342-350.
  • 2Wang R,Chio U,Chan C H,et al.A time-efficient Ditherinjection scheme for pipelined SAR ADC[C] //Proc.of IEEE Asia Pacific Conference on Postgraduate Research in Micro-electronics & Electronics,Macao,October 1-7,2011:9-12.
  • 3Le J,Hosam H,Randall G,et al.Testing of precision DACs using low-resolution ADCs with Dithering[C] //Proc.of IEEE international test conference,California,October 5-9,2006:1-10.
  • 4郭连平,田书林,王志刚.数字信号处理过程中信号截位误差抑制方法研究[J].信号处理,2013,29(5):544-549. 被引量:5
  • 5夏禹,王亚雄.基于误差扩散的Dither算法研究与实现[J].电子科技,2012,25(12):24-26. 被引量:1
  • 6Bernad W,Istvan K.Quantization noise:roundoff error in digital computation,signal processing,control and communications[M].New York:Cambridge University Press,2008.
  • 7Marco S,Antonio L.A 2G/3G celllar analog baseband based on a filtering ADC[J].IEEE Transactions on Circuits and Systems,2012,59(4):214-218.
  • 8杭德全,朱琳,王志远.可重构线性反馈移位寄存器设计[J].计算机应用,2009,29(B06):396-398. 被引量:1
  • 9Texas Instruments CO.12-Bit,65MSPS sampling,+3.3V analog-to-digital converter[EB/OL].(2010-06-23)[2014-04-10].http://www.ti.com.cn/cn/lit/ds/symlink/ads5221.pdf.

二级参考文献15

  • 1Dias P, Silva G, Cruz S. Dithering performance of oversampled ADC systems affected by hysteresis[J]. Journalof the International Measurement Confederation, 2002,32(1) ;51-59.
  • 2Wagdy Z,Fawzy M. Effect of additive dither on the reso-lution of ADC ,s with single-bit or mulibit errors [ J].IEEE Transactions on Instrumentation and Measurement,1996,45(2) : 610-615.
  • 3Suresh B, WoIIman H B. Testing an ADC linearized withpseudorandom dither [ J] . IEEE Transactions on Instru-mentation and Measurement, 1998,47(4) : 839-848.
  • 4Blesser B, Locantii B. The application of narrowbandDither operating at the Nyquist frequcney in digital sys-tems to provide improved signal to noise ratio over con-ventional Dithering [J] . Audio Eng, 1987,35(6):446-454.
  • 5Anna D. A-D conversion with Dither signal-possibilities1(1) : 75-78.
  • 6Wagdy M F,Ng W. Validity of uniform quantization errormodel of sinusoidal signals without and with Dither [ J].IEEE Transactions on Instrumentation and Measurement,1989,38(3) : 718-722.
  • 7Shu Y S,Song B S. A 15 bit linear 20M Sample/s pipe-lined ADC digitally calibrated with signal-dependent Dith-ering [J]. IEEE Journal Solid-State Circuits,2008,43(2): 342-350.
  • 8陈廷乾,许俊,朱凯,周立人,任俊彦.高精度流水线A/D转换器误差分析与系统设计[J].微电子学,2008,38(1):125-128. 被引量:5
  • 9程梦璋,景为平.新型流水线ADC的设计与分析[J].电子科技大学学报,2008,37(6):930-933. 被引量:7
  • 10张寒冰,袁昕.数字半色调技术中的误差扩散算法的研究[J].计算机应用,2010,30(4):925-928. 被引量:21

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部