期刊文献+

一种低开销的抗SEU锁存器 被引量:1

A Low Overhead SEU Tolerant Latch
下载PDF
导出
摘要 随着微电子技术的不断进步,集成电路工艺尺寸不断缩小,工作电压不断降低,节点的临界电荷越来越小,空间辐射引起的单粒子效应逐渐成为影响芯片可靠性的重要因素之一。针对辐射环境中高能粒子对锁存器的影响,提出了一种低开销的抗SEU锁存器(LOHL)。该结构基于C单元的双模冗余,实现对单粒子翻转的防护,从而降低软错误发生的概率。Spice模拟结果显示,与其他相关文献中加固锁存器相比,LOHL在电路面积、延迟和延迟-功耗积上有优势。 With the development of microelectronic technology, the IC process feature size has been scaling and power supply voltage decreasing, which leads to the amount of charge stored on a circuit node becomes much smaller. The single event effects (SEE) caused by radiation become one of the important factors which car~ affect the reliability of chip. A low overhead hardened latch design was proposed to mitigating latch single event upsets (SEU) in the radiation environment. The proposed latch can reduce the probability of soft errors, because it is a heterogeneous dual modular redundancy (DMR) structure based on C-element and provides protection to single event upset. Compared with other hardened latches, the simulation results of SPICE showed that LOHL was superior to the others on the area, delay and power-delay tradeoff.
出处 《微电子学》 CAS CSCD 北大核心 2014年第5期679-682,686,共5页 Microelectronics
基金 国家自然科学基金资助项目(61274036 61106038 61106020 61371025) 博士点基金资助项目(20110111120012)
关键词 锁存器 C单元 软错误 双模冗余 Latch C-element Soft error Dual modular redundancy
  • 相关文献

参考文献11

  • 1OMANA M,ROSSI D,METRA C.Latchsusceptibility to transient faults and new hardeningapproach [J].IEEE Trans Comput,2007,56(9):1255-1268.
  • 2HUANG Z F,LIANG H G.A novel radiationhardened by design latch [J].J Semicond,2009,30(3):0350071-0350074.
  • 3OMANA M,ROSSI D,METRA C.High-performance robust latches [J],IEEE Trans Comput,2010,56(11):1455-1465.
  • 4YI S,DEY S.Separate dual-transistor registers:acircuit solution for on-line testing of transient error inUDMC-IC [C]// Proc On-Line Testing Symp.KosIsland,Greece.2003:7-11.
  • 5LIU B W,HAO Y,CHEN S M.Multiplenode upsetin SEU hardened storage cells [J],J Semicond,2008,29(2):244-249.
  • 6LU Y,PONTARELLI S,OTTAVI M.On the designof two single event tolerant slave latches for scan delaytesting [C]// Proc Int Symp Defect Fault ToleranceVLSI Nanotechn Syst.Boston,MA,USA.2012:67-72.
  • 7MULLER D,BARTKY W.A theory of asynchronouscircuits [C]// Proc Int Symp Theo Switch.Chicago,IL,USA.1959:204-243.
  • 8LIN S,KIM Y B,LOMBARDI F.Soft-errorhardening designs of nanoscale CMOS latches [C]//Proc 27th IEEE VLSI Test Symp.Santa Cruz,CA,USA.2009:41-46.
  • 9MESSENGER G C.Collection of charge on junctionnodes from ion tracks [J].IEEE Trans Nucl Sci,1982,29(6):2024-2031.
  • 10NAGPAL C,GARG R,KHATRI S P.A delay-efficient radiation-hard digital design approach usingCWSP elements [ C ]// Proc Des? Autom TestEurope.Munich,Germany.2008:354-359.

同被引文献16

  • 1JAHINUZZAMAN S M, RENNIE D J, SACHDEV M. A soft error tolerant 10T SRAM bit-cell with differential read capability [J]. IEEE Trans Nuel Sci, 2009, 56(6): 3768-3773.
  • 2BAUMANN R C. Radiation-induced soft errors in advanced semiconductor technologies [J]. IEEE Trans Dev & Mater Reliab, 2005, 5(3): 305-316.
  • 3PETERSEN E, KOGA R, SHOGA M A, et al. The single event revolution [J]. IEEE Trans Nucl Sci, 2013, 60(3): 1824-1835.
  • 4SHAO Y, DEY S. Separate dual-transistor registers-a circuit solution for on-line testing of transient error in UDSM-IC [C] /// 9th IEEE IOLTS. 2003: 7-11.
  • 5LIN S, KIM Y B, LOMBARDI F. Design and performance evaluation of radiation hardened latches for nanoscale CMOS [J]. IEEE Trans VLSI Syst, 2011, 19(7): 1315-1319.
  • 6OMAlqA M, ROSSI D, METRA C. Latch susceptibility to transient faults and new hardening approach [J]. IEEE Trans Comput, 2007, 56 (9): 1255-1268.
  • 7NAN H, CHOI K. Low cost and highly reliable hardened latch design for nanoscale CMOS technology [J]. MicroelecReliab, 2012, 52(6): 1209-1214.
  • 8FAZELI M, PATOOGHY A, MIREMADI S G, et al. Feedback redundancy: a power efficient SEU- tolerant latch design for deep sub-micron technologies [C] // IEEE/IFIP Int Conf Depend Syst & Networks. Edinburgh, UK. 2007: 276-285.
  • 9RAIAEI R, TABANDEH M, RASPIIDIAN B. Single event upset immune latch circuit design using C- element [C] // IEEE 9th Int Conf ASIC. Xiamen, China. 2011: 252-255.
  • 10NAN H, CHOI K. High performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology [J]. IEEE Trans Cire &Syst I:Regul Pap, 2012, 59(7): 1445-1457.

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部