期刊文献+

一种高效的源线补偿电路

A High Efficiency Source Line Voltage Compensation Circuit
下载PDF
导出
摘要 提出了一种适合于嵌入式闪存的高效的源线补偿电路,本电路根据需要进行编程的存储单元的数目,自动调整电荷泵的输出来补偿源线译码路径上的由于编程电流造成的压降,最后实现源线电压不随输入数据的不同而变化,以达到最优的编程效率和最小的编程串扰。为了补偿由于温度变化引起的源线电压变化,文中提出利用亚阈值电流对源线电压进行温度补偿。同时,为了解决工艺偏差造成的源线电压误差,还提出了一种测试电路及其方法。将这个源线补偿电路在0.13μm的FLASH工艺平台上实现。测试结果表明:对于32位的数据输入,从0X00000000变化到0XFFFFFFFF,源线上的电压浮动范围为±50mV,从-40~125°C,源线上的电压浮动范围为±100mV,再通过每个芯片单独微调,所有温度、输入数据情形下,源线上电压浮动范围小于±200mV。 A high efficiency source line voltage compensation circuit with several fine trimming techniques for embedded flash memory is introduced in this paper.The source line voltage compensation circuit controls the output voltage of the charge pump according to the number of cells to be programmed with data‘0'to compensate the IR drop on the source line decoding path.Thus,a stable source line voltage is obtained and high program efficiency with low program disturbance is realized.In order to compensate the source line variations caused by temperature,a temperature compensation circuit driven by sub-threshold current is proposed.Furthermore,a testing circuit and testing methodology are proposed to do the individual trimming,thus to reduce the source line distributions caused by process variations.All these techniques are implemented with 0.13μm flash technology.Testing results show that:with the input data from 0x00000000 to 0xFFFFFFFF,the source line voltage variation range is±50mV;with the temperature ranges from-40°C to 125°C,the variation range is±100mV.By combining these techniques,the whole variation range is±200mV in all cases of process,temparature and data pattern.
作者 张华
机构地区 武警工程大学
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2014年第5期476-480,497,共6页 Research & Progress of SSE
关键词 嵌入式闪存 源线补偿电路 电荷泵 embedded flash memory source line voltage compensation circuit charge pump
  • 相关文献

参考文献7

  • 1Robert Strenz.Embedded Flash Technologies and their Applications:Status&Outlook[C].Proceedings of International Electron Devices Meeting(IEDM),2011:941-944.
  • 2Sung Hungcheng,Lei Tanfu,Hsu Tehsun,et al.Novel program versus disturb window characterization for split-gate flash cell[J].IEEE Electron Device Letters,2005,26(3):194-196.
  • 3Seo Myoungkyu,Sim Soung-Hoon,Oh Myoung-Hee,et al.A 130nm 0.9V66MHz 8Mb(256KX32)local SONOS embedded flash EEPROM[C].IEEE International Solid-state Circuits Conference,2005:877-883.
  • 4Seo Myoungkyu,Lee Hyosang.Circuit and method for controlling boosting voltage[P].U S Patent7120058B2,2005.
  • 5Nguyen,Anh,Elbert Ly,et al.Circuit for compensating programming current required,depending upon programming state[P].U S Patent 6853584 B2,2005.
  • 6Se-Eun.Boost voltage generating circuit and method thereof[P].U S Patent 7499333B2,2009.
  • 7Steven V,Krzentz.Combined resistance capacitance ladder voltage divider circuit[P].U S Patent 5796296,1998.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部